



Arm[®] Cortex[®]-A320 Core

Revision r0p1

Technical Reference Manual

Non-Confidential

Issue 03

Copyright © 2024–2025 Arm Limited (or its affiliates). 109551_0001_03_en
All rights reserved.



Arm® Cortex®-A320 Core Technical Reference Manual

This document is Non-Confidential.

Copyright © 2024–2025 Arm Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted [Arm's Proprietary Notice](#) found at the end of this document.

This document (109551_0001_03_en) was issued on 2025-04-04. There might be a later issue at <https://developer.arm.com/documentation/109551>

The product revision is r0p1.

See also: [Proprietary Notice](#) | [Product and document information](#) | [Useful resources](#)

Start reading

If you prefer, you can skip to [the start of the content](#).

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a *System on Chip* (SoC) that uses an Arm core.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

Contents

1. The Cortex®-A320 core.....	17
1.1 Cortex®-A320 core features.....	19
1.2 Cortex®-A320 core configuration options.....	20
1.3 DSU-120T dependent features.....	21
1.4 Supported standards and specifications.....	22
1.5 Test features.....	29
1.6 Design tasks.....	29
1.7 Product revisions.....	30
2. Technical overview.....	31
2.1 Complex components.....	31
2.2 Interfaces.....	36
2.3 Programmer's model.....	36
3. Clocks and resets.....	37
4. Power management.....	38
4.1 Voltage and power domains.....	38
4.2 Architectural clock gating modes.....	44
4.2.1 Wait for Interrupt and Wait for Event.....	44
4.2.2 Low-power state behavior considerations.....	45
4.3 Power control.....	46
4.4 Core power modes.....	47
4.4.1 On mode.....	48
4.4.2 Off mode.....	49
4.4.3 Emulated off mode.....	49
4.4.4 Functional retention mode.....	49
4.4.5 Full retention mode.....	50
4.4.6 Debug recovery mode.....	50
4.4.7 Warm reset mode.....	51
4.5 Complex power modes.....	52
4.6 Performance and power management.....	54
4.6.1 Maximum Power Mitigation Mechanism.....	54

4.7 Cortex®-A320 core powerup and powerdown sequence.....	55
4.7.1 Managing RAS fault and error interrupts during the core powerdown sequence.....	56
4.8 Debug over powerdown.....	57
5. Memory management.....	58
5.1 Memory Management Unit components.....	58
5.2 Translation Lookaside Buffer match process.....	59
5.3 Translation table walks.....	60
5.4 Hardware management of the Access flag and dirty state.....	62
5.5 Responses.....	62
5.6 Memory behavior and supported memory types.....	63
5.7 Page-based hardware attributes.....	65
6. L1 instruction memory system.....	66
6.1 L1 instruction cache behavior.....	66
6.2 L1 instruction cache Speculative memory accesses.....	67
6.3 Program flow prediction.....	67
7. L1 data memory system.....	69
7.1 L1 data cache behavior.....	69
7.2 Write streaming mode.....	70
7.3 Memory system implementation.....	71
7.4 Internal exclusive monitor.....	73
7.5 Data prefetching.....	74
8. L2 memory system.....	76
8.1 Optional integrated L2 cache.....	77
8.2 Support for memory types.....	77
8.3 Transaction capabilities.....	78
9. Direct access to internal memory.....	79
9.1 L1 cache encodings.....	80
9.2 L2 cache encodings.....	80
9.3 L2 TLB encodings.....	81
10. RAS Extension support.....	82
10.1 Cache protection behavior.....	82
10.2 Error containment.....	83

10.3 Fault detection and reporting.....	83
10.4 Error detection and reporting.....	84
10.4.1 Error reporting and performance monitoring.....	84
10.5 Error injection.....	84
10.6 AArch64 RAS registers.....	85
10.7 External Complex RAS registers.....	86
10.8 External Core RAS registers.....	87
11. Utility bus.....	89
11.1 Base addresses for system components.....	89
12. GIC CPU interface.....	91
12.1 Disable the GIC CPU interface.....	91
12.2 AArch64 GIC system registers.....	92
13. Advanced SIMD and floating-point support.....	95
14. Scalable Vector Extensions support.....	96
15. System control.....	97
15.1 AArch64 Generic System Control registers.....	97
16. Debug.....	103
16.1 Supported debug methods.....	104
16.2 Debug register interfaces.....	105
16.2.1 Core interfaces.....	105
16.2.2 Effects of resets on Debug registers.....	106
16.2.3 Breakpoints and watchpoints.....	107
16.3 Debug events.....	107
16.4 Debug memory map and debug signals.....	107
16.5 ROM table.....	108
16.6 CoreSight component identification.....	108
16.7 CTI register identification values.....	108
16.8 AArch64 Debug registers.....	109
16.9 External ROM table registers.....	110
17. Performance Monitors Extension support.....	112
17.1 Performance monitors events.....	112

17.1.1 Common event PMU events.....	112
17.1.2 implementation defined performance monitors events.....	130
17.2 Performance monitors interrupts.....	134
17.3 External register access permissions.....	134
17.4 AArch64 Performance Monitors registers.....	135
17.5 External PMU registers.....	138
18. Embedded Trace Extension support.....	142
18.1 Trace unit resources.....	143
18.2 Trace unit generation options.....	143
18.3 Reset the trace unit.....	144
18.4 Program and read the trace unit registers.....	145
18.5 Trace unit register interfaces.....	147
18.6 Interaction with the Performance Monitoring Unit and Debug.....	147
18.7 Embedded Trace Extension events.....	148
18.8 AArch64 Trace unit registers.....	148
18.9 External ETE registers.....	152
19. Trace Buffer Extension support.....	156
19.1 Program and read the trace buffer registers.....	156
19.2 Trace buffer register interface.....	156
19.3 AArch64 Trace Buffer Extension registers.....	156
20. Activity Monitors Extension support.....	158
20.1 Activity monitors access.....	158
20.2 Activity monitors counters.....	159
20.3 Activity monitors events.....	159
20.4 AArch64 Activity Monitors registers.....	160
20.5 External AMU registers.....	161
A. AArch64 registers.....	163
A.1 AArch64 Activity Monitors registers summary.....	163
A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register.....	164
A.1.2 AMCGCR_ELO, Activity Monitors Counter Group Configuration Register.....	166
A.1.3 AMEVTYPER00_ELO, Activity Monitors Event Type Registers 0.....	168
A.1.4 AMEVTYPER01_ELO, Activity Monitors Event Type Registers 0.....	170
A.1.5 AMEVTYPER02_ELO, Activity Monitors Event Type Registers 0.....	172

A.1.6 AMEVTYPER03_ELO, Activity Monitors Event Type Registers 0.....	174
A.1.7 AMEVTYPER10_ELO, Activity Monitors Event Type Registers 1.....	176
A.1.8 AMEVTYPER11_ELO, Activity Monitors Event Type Registers 1.....	178
A.1.9 AMEVTYPER12_ELO, Activity Monitors Event Type Registers 1.....	180
A.2 AArch64 Debug registers summary.....	182
A.2.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0.....	184
A.3 AArch64 GIC system registers summary.....	197
A.3.1 ICC_APOR0_EL1, Interrupt Controller Active Priorities Group 0 Registers.....	199
A.3.2 ICV_APOR0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers.....	203
A.3.3 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers.....	206
A.3.4 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers.....	209
A.3.5 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1).....	212
A.3.6 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register.....	216
A.3.7 ICH_VTR_EL2, Interrupt Controller VGIC Type Register.....	220
A.3.8 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3).....	222
A.4 AArch64 Generic System Control registers summary.....	226
A.4.1 ACTLR_EL1, Auxiliary Control Register (EL1).....	231
A.4.2 AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1).....	233
A.4.3 AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1).....	235
A.4.4 PAR_EL1, Physical Address Register.....	238
A.4.5 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1).....	244
A.4.6 LORID_EL1, LORegionID (EL1).....	246
A.4.7 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register.....	248
A.4.8 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register 2.....	250
A.4.9 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3.....	252
A.4.10 IMP_CMPXACTLR_EL1, Complex Auxiliary Control Register.....	254
A.4.11 IMP_CPUECTLR_EL1, CPU Extended Control Register.....	256
A.4.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register.....	261
A.4.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register.....	266
A.4.14 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register.....	270
A.4.15 AIDR_EL1, Auxiliary ID Register.....	273
A.4.16 ACTLR_EL2, Auxiliary Control Register (EL2).....	275
A.4.17 HACR_EL2, Hypervisor Auxiliary Control Register.....	278
A.4.18 AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2).....	279
A.4.19 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2).....	282
A.4.20 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2).....	284

A.4.21 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register.....	287
A.4.22 IMP_AVTCR_EL2, CPU Auxiliary Virtualization Translation Control Register.....	290
A.4.23 ACTLR_EL3, Auxiliary Control Register (EL3).....	292
A.4.24 AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3).....	295
A.4.25 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3).....	296
A.4.26 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3).....	298
A.4.27 IMP_CPUPSELR_EL3, Instruction Private Select Register.....	299
A.4.28 IMP_CPUPCR_EL3, Selected Instruction Private Control Register.....	301
A.4.29 IMP_CPUPOR_EL3, Selected Instruction Private Opcode Register.....	302
A.4.30 IMP_CPUPMR_EL3, Selected Instruction Private Mask Register.....	304
A.4.31 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register.....	306
A.5 AArch64 Generic Timer registers summary.....	308
A.6 AArch64 Identification registers summary.....	309
A.6.1 MIDR_EL1, Main ID Register.....	311
A.6.2 MPIDR_EL1, Multiprocessor Affinity Register.....	313
A.6.3 REVIDR_EL1, Revision ID Register.....	315
A.6.4 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0.....	317
A.6.5 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1.....	320
A.6.6 ID_AA64ZFR0_EL1, SVE Feature ID Register 0.....	322
A.6.7 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0.....	325
A.6.8 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1.....	327
A.6.9 ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0.....	329
A.6.10 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1.....	330
A.6.11 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0.....	332
A.6.12 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1.....	336
A.6.13 ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2.....	339
A.6.14 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0.....	341
A.6.15 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1.....	344
A.6.16 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2.....	347
A.6.17 MPAMIDR_EL1, MPAM ID Register (EL1).....	350
A.6.18 IMP_CPUCFR_EL1, CPU Configuration Register.....	352
A.6.19 CCSIDR_EL1, Current Cache Size ID Register.....	355
A.6.20 CLIDR_EL1, Cache Level ID Register.....	357
A.6.21 GMID_EL1, Multiple tag transfer ID Register.....	363
A.6.22 CSSELR_EL1, Cache Size Selection Register.....	364
A.6.23 CTR_EL0, Cache Type Register.....	367

A.6.24 DCZID_ELO, Data Cache Zero ID Register.....	369
A.7 AArch64 Memory Partitioning and Monitoring registers summary.....	371
A.8 AArch64 Other system control registers summary.....	372
A.9 AArch64 Performance Monitors registers summary.....	373
A.9.1 PMMIR_EL1, Performance Monitors Machine Identification Register.....	376
A.9.2 PMCR_ELO, Performance Monitors Control Register.....	378
A.9.3 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0.....	384
A.9.4 PMCEID1_ELO, Performance Monitors Common Event Identification Register 1.....	392
A.10 AArch64 RAS registers summary.....	399
A.10.1 ERRIDR_EL1, Error Record ID Register.....	400
A.10.2 ERRSELR_EL1, Error Record Select Register.....	402
A.11 AArch64 Special-purpose registers summary.....	404
A.11.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register.....	405
A.11.2 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register.....	407
A.12 AArch64 System instructions summary.....	409
A.12.1 SYS IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation.....	410
A.12.2 SYS IMP_CDBGL1ICTR, L1 Instruction Cache Tag Read Operation.....	411
A.12.3 SYS IMP_CDBGL2TR0, L2 TLB Read Operation 0.....	412
A.12.4 SYS IMP_CDBGL2CTR, L2 Cache Tag Read Operation.....	413
A.12.5 SYS IMP_CDBGL1DCDTR, L1 Data Cache Dirty Read Operation.....	415
A.12.6 SYS IMP_CDBGL1DCMR, L1 Data Cache MTE Tag Read Operation.....	416
A.12.7 SYS IMP_CDBGL2TR1, L2 TLB Read Operation 1.....	417
A.12.8 SYS IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation.....	418
A.12.9 SYS IMP_CDBGL1DCDR, L1 Data Cache Data Read Operation.....	419
A.12.10 SYS IMP_CDBGL1ICDR, L1 Instruction Cache Data Read Operation.....	421
A.12.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2.....	422
A.12.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation.....	423
A.13 AArch64 Trace Buffer Extension registers summary.....	425
A.13.1 TRBIDR_EL1, Trace Buffer ID Register.....	425
A.14 AArch64 Trace unit registers summary.....	428
A.14.1 TRCIDR8, Trace ID Register 8.....	432
A.14.2 TRCIMSPECO, Trace IMP DEF Register 0.....	434
A.14.3 TRCIDR9, Trace ID Register 9.....	436
A.14.4 TRCIDR10, Trace ID Register 10.....	438
A.14.5 TRCIDR11, Trace ID Register 11.....	439
A.14.6 TRCIDR12, Trace ID Register 12.....	441

A.14.7 TRCIDR13, Trace ID Register 13.....	443
A.14.8 TRCAUXCTLR, Trace Auxiliary Control Register.....	444
A.14.9 TRCIDR0, Trace ID Register 0.....	447
A.14.10 TRCIDR1, Trace ID Register 1.....	450
A.14.11 TRCIDR2, Trace ID Register 2.....	452
A.14.12 TRCIDR3, Trace ID Register 3.....	454
A.14.13 TRCIDR4, Trace ID Register 4.....	457
A.14.14 TRCIDR5, Trace ID Register 5.....	459
A.14.15 TRCIDR6, Trace ID Register 6.....	462
A.14.16 TRCIDR7, Trace ID Register 7.....	464
A.14.17 TRCDEVID, Trace Device Configuration Register.....	465
A.14.18 TRCCLAIMSET, Trace Claim Tag Set Register.....	467
A.14.19 TRCCLAIMCLR, Trace Claim Tag Clear Register.....	470
A.14.20 TRCDEVARCH, Trace Device Architecture Register.....	472
B. External registers.....	475
B.1 External AMU registers summary.....	475
B.1.1 AMEVTYPER00, Activity Monitors Event Type Registers 0.....	476
B.1.2 AMEVTYPER01, Activity Monitors Event Type Registers 0.....	478
B.1.3 AMEVTYPER02, Activity Monitors Event Type Registers 0.....	479
B.1.4 AMEVTYPER03, Activity Monitors Event Type Registers 0.....	481
B.1.5 AMEVTYPER10, Activity Monitors Event Type Registers 1.....	482
B.1.6 AMEVTYPER11, Activity Monitors Event Type Registers 1.....	483
B.1.7 AMEVTYPER12, Activity Monitors Event Type Registers 1.....	485
B.1.8 AMCGCR, Activity Monitors Counter Group Configuration Register.....	486
B.1.9 AMCFGR, Activity Monitors Configuration Register.....	488
B.1.10 AMIIDR, Activity Monitors Implementation Identification Register.....	489
B.1.11 AMDEVARCH, Activity Monitors Device Architecture Register.....	491
B.1.12 AMDEVTYPE, Activity Monitors Device Type Register.....	492
B.1.13 AMPIDR4, Activity Monitors Peripheral Identification Register 4.....	493
B.1.14 AMPIDR0, Activity Monitors Peripheral Identification Register 0.....	495
B.1.15 AMPIDR1, Activity Monitors Peripheral Identification Register 1.....	496
B.1.16 AMPIDR2, Activity Monitors Peripheral Identification Register 2.....	497
B.1.17 AMPIDR3, Activity Monitors Peripheral Identification Register 3.....	499
B.1.18 AMCIDR0, Activity Monitors Component Identification Register 0.....	500
B.1.19 AMCIDR1, Activity Monitors Component Identification Register 1.....	501

B.1.20 AMCIDR2, Activity Monitors Component Identification Register 2.....	503
B.1.21 AMCIDR3, Activity Monitors Component Identification Register 3.....	504
B.2 External Complex RAS registers summary.....	505
B.2.1 ERROFR, Error Record <n> Feature Register.....	506
B.2.2 ERROCTL, Error Record <n> Control Register.....	510
B.2.3 ERROSTATUS, Error Record <n> Primary Status Register.....	514
B.2.4 ERR0MISCO, Error Record <n> Miscellaneous Register 0.....	522
B.2.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1.....	526
B.2.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2.....	529
B.2.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3.....	531
B.2.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register.....	532
B.2.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register.....	536
B.2.10 ERRGSR, Error Group Status Register.....	539
B.2.11 ERRIIDR, Implementation Identification Register.....	540
B.2.12 ERRDEVAFF, Device Affinity Register.....	542
B.2.13 ERRDEVARCH, Device Architecture Register.....	544
B.2.14 ERRDEVID, Device Configuration Register.....	546
B.2.15 ERRPIDR4, Peripheral Identification Register 4.....	547
B.2.16 ERRPIDR0, Peripheral Identification Register 0.....	548
B.2.17 ERRPIDR1, Peripheral Identification Register 1.....	550
B.2.18 ERRPIDR2, Peripheral Identification Register 2.....	551
B.2.19 ERRPIDR3, Peripheral Identification Register 3.....	553
B.2.20 ERRCIDR0, Component Identification Register 0.....	555
B.2.21 ERRCIDR1, Component Identification Register 1.....	556
B.2.22 ERRCIDR2, Component Identification Register 2.....	557
B.2.23 ERRCIDR3, Component Identification Register 3.....	558
B.3 External Core RAS registers summary.....	560
B.3.1 ERROFR, Error Record <n> Feature Register.....	561
B.3.2 ERROCTL, Error Record <n> Control Register.....	564
B.3.3 ERROSTATUS, Error Record <n> Primary Status Register.....	568
B.3.4 ERR0MISCO, Error Record <n> Miscellaneous Register 0.....	576
B.3.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1.....	580
B.3.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2.....	583
B.3.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3.....	585
B.3.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register.....	586
B.3.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register.....	590

B.3.10 ERRGSR, Error Group Status Register.....	593
B.3.11 ERRIIDR, Implementation Identification Register.....	594
B.3.12 ERRDEVAFF, Device Affinity Register.....	596
B.3.13 ERRDEVARCH, Device Architecture Register.....	598
B.3.14 ERRDEVID, Device Configuration Register.....	600
B.3.15 ERRPIDR4, Peripheral Identification Register 4.....	601
B.3.16 ERRPIDR0, Peripheral Identification Register 0.....	602
B.3.17 ERRPIDR1, Peripheral Identification Register 1.....	604
B.3.18 ERRPIDR2, Peripheral Identification Register 2.....	605
B.3.19 ERRPIDR3, Peripheral Identification Register 3.....	607
B.3.20 ERRCIDR0, Component Identification Register 0.....	609
B.3.21 ERRCIDR1, Component Identification Register 1.....	610
B.3.22 ERRCIDR2, Component Identification Register 2.....	611
B.3.23 ERRCIDR3, Component Identification Register 3.....	612
B.4 External Debug registers summary.....	614
B.4.1 EDRCR, External Debug Reserve Control Register.....	615
B.4.2 EDPRCR, External Debug Power/Reset Control Register.....	617
B.4.3 MIDR_EL1, Main ID Register.....	620
B.4.4 EDPFR, External Debug Processor Feature Register.....	621
B.4.5 EDDFR, External Debug Feature Register.....	624
B.4.6 EDDEVARCH, External Debug Device Architecture Register.....	626
B.4.7 EDDEVID2, External Debug Device ID register 2.....	627
B.4.8 EDDEVID1, External Debug Device ID Register 1.....	629
B.4.9 EDDEVID, External Debug Device ID register 0.....	630
B.4.10 EDDEVTYPE, External Debug Device Type register.....	631
B.4.11 EDPIDR4, External Debug Peripheral Identification Register 4.....	633
B.4.12 EDPIDR0, External Debug Peripheral Identification Register 0.....	634
B.4.13 EDPIDR1, External Debug Peripheral Identification Register 1.....	635
B.4.14 EDPIDR2, External Debug Peripheral Identification Register 2.....	637
B.4.15 EDPIDR3, External Debug Peripheral Identification Register 3.....	638
B.4.16 EDCIDR0, External Debug Component Identification Register 0.....	640
B.4.17 EDCIDR1, External Debug Component Identification Register 1.....	641
B.4.18 EDCIDR2, External Debug Component Identification Register 2.....	642
B.4.19 EDCIDR3, External Debug Component Identification Register 3.....	644
B.5 External ETE registers summary.....	645
B.5.1 TRCAUXCTLR, Trace Auxiliary Control Register.....	648

B.5.2 TRCIDR8, Trace ID Register 8.....	649
B.5.3 TRCIDR9, Trace ID Register 9.....	650
B.5.4 TRCIDR10, Trace ID Register 10.....	652
B.5.5 TRCIDR11, Trace ID Register 11.....	653
B.5.6 TRCIDR12, Trace ID Register 12.....	654
B.5.7 TRCIDR13, Trace ID Register 13.....	655
B.5.8 TRCIMSPECO, Trace IMP DEF Register 0.....	656
B.5.9 TRCIDR0, Trace ID Register 0.....	658
B.5.10 TRCIDR1, Trace ID Register 1.....	660
B.5.11 TRCIDR2, Trace ID Register 2.....	662
B.5.12 TRCIDR3, Trace ID Register 3.....	663
B.5.13 TRCIDR4, Trace ID Register 4.....	666
B.5.14 TRCIDR5, Trace ID Register 5.....	668
B.5.15 TRCIDR6, Trace ID Register 6.....	670
B.5.16 TRCIDR7, Trace ID Register 7.....	671
B.5.17 TRCITATBIDR, Trace Intergration ATB Identification Register.....	672
B.5.18 TRCITATBDATAR, Trace Integration Test ATB Data Register 0.....	674
B.5.19 TRCITATBINR, Trace Integration ATB In Register.....	675
B.5.20 TRCITATBOUTR, Trace Integration ATB Out Register.....	676
B.5.21 TRCITCTRL, Trace Integration Mode Control Register.....	678
B.5.22 TRCCLAIMSET, Trace Claim Tag Set Register.....	679
B.5.23 TRCCLAIMCLR, Trace Claim Tag Clear Register.....	681
B.5.24 TRCDEVARCH, Trace Device Architecture Register.....	682
B.5.25 TRCDEVID2, Trace Device Configuration Register 2.....	684
B.5.26 TRCDEVID1, Trace Device Configuration Register 1.....	685
B.5.27 TRCDEVID, Trace Device Configuration Register.....	686
B.5.28 TRCDEVTYPE, Trace Device Type Register.....	687
B.5.29 TRCPIDR4, Trace Peripheral Identification Register 4.....	689
B.5.30 TRCPIDR5, Trace Peripheral Identification Register 5.....	691
B.5.31 TRCPIDR6, Trace Peripheral Identification Register 6.....	692
B.5.32 TRCPIDR7, Trace Peripheral Identification Register 7.....	693
B.5.33 TRCPIDR0, Trace Peripheral Identification Register 0.....	694
B.5.34 TRCPIDR1, Trace Peripheral Identification Register 1.....	696
B.5.35 TRCPIDR2, Trace Peripheral Identification Register 2.....	697
B.5.36 TRCPIDR3, Trace Peripheral Identification Register 3.....	699
B.5.37 TRCCIDR0, Trace Component Identification Register 0.....	701

B.5.38 TRCCIDR1, Trace Component Identification Register 1.....	702
B.5.39 TRCCIDR2, Trace Component Identification Register 2.....	704
B.5.40 TRCCIDR3, Trace Component Identification Register 3.....	705
B.6 External MPMM registers summary.....	707
B.6.1 CPUPPMCR, Global PPM Configuration Register.....	707
B.6.2 CPUMPMCR, Global MPMM Configuration Register.....	709
B.7 External PMU registers summary.....	710
B.7.1 PMPCSSR, Snapshot Program Counter Sample Register.....	713
B.7.2 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register.....	715
B.7.3 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register.....	716
B.7.4 PMSSSR, PMU Snapshot Status Register.....	718
B.7.5 PMOVSSR, PMU Overflow Status Snapshot Register.....	719
B.7.6 PMCCNTSR, PMU Cycle Counter Snapshot Register.....	720
B.7.7 PMEVCNTSR0, PMU Event Counter Snapshot Register.....	721
B.7.8 PMEVCNTSR1, PMU Event Counter Snapshot Register.....	723
B.7.9 PMEVCNTSR2, PMU Event Counter Snapshot Register.....	724
B.7.10 PMEVCNTSR3, PMU Event Counter Snapshot Register.....	725
B.7.11 PMEVCNTSR4, PMU Event Counter Snapshot Register.....	726
B.7.12 PMEVCNTSR5, PMU Event Counter Snapshot Register.....	727
B.7.13 PMEVCNTSR6, PMU Event Counter Snapshot Register.....	729
B.7.14 PMEVCNTSR7, PMU Event Counter Snapshot Register.....	730
B.7.15 PMEVCNTSR8, PMU Event Counter Snapshot Register.....	731
B.7.16 PMEVCNTSR9, PMU Event Counter Snapshot Register.....	732
B.7.17 PMEVCNTSR10, PMU Event Counter Snapshot Register.....	733
B.7.18 PMEVCNTSR11, PMU Event Counter Snapshot Register.....	735
B.7.19 PMEVCNTSR12, PMU Event Counter Snapshot Register.....	736
B.7.20 PMEVCNTSR13, PMU Event Counter Snapshot Register.....	737
B.7.21 PMEVCNTSR14, PMU Event Counter Snapshot Register.....	738
B.7.22 PMEVCNTSR15, PMU Event Counter Snapshot Register.....	739
B.7.23 PMEVCNTSR16, PMU Event Counter Snapshot Register.....	741
B.7.24 PMEVCNTSR17, PMU Event Counter Snapshot Register.....	742
B.7.25 PMEVCNTSR18, PMU Event Counter Snapshot Register.....	743
B.7.26 PMEVCNTSR19, PMU Event Counter Snapshot Register.....	744
B.7.27 PMCFGR, Performance Monitors Configuration Register.....	745
B.7.28 PMCEID0, Performance Monitors Common Event Identification register 0.....	748
B.7.29 PMCEID1, Performance Monitors Common Event Identification register 1.....	753

B.7.30 PMCEID2, Performance Monitors Common Event Identification register 2.....	757
B.7.31 PMCEID3, Performance Monitors Common Event Identification register 3.....	761
B.7.32 PMSSCR, PMU Snapshot Capture Register.....	765
B.7.33 PMMIR, Performance Monitors Machine Identification Register.....	766
B.7.34 PMDEVARCH, Performance Monitors Device Architecture register.....	767
B.7.35 PMDEVID, Performance Monitors Device ID register.....	769
B.7.36 PMDEVTYPE, Performance Monitors Device Type register.....	771
B.7.37 PMPIDR4, Performance Monitors Peripheral Identification Register 4.....	772
B.7.38 PMPIDR0, Performance Monitors Peripheral Identification Register 0.....	773
B.7.39 PMPIDR1, Performance Monitors Peripheral Identification Register 1.....	775
B.7.40 PMPIDR2, Performance Monitors Peripheral Identification Register 2.....	776
B.7.41 PMPIDR3, Performance Monitors Peripheral Identification Register 3.....	778
B.7.42 PMCIDR0, Performance Monitors Component Identification Register 0.....	779
B.7.43 PMCIDR1, Performance Monitors Component Identification Register 1.....	781
B.7.44 PMCIDR2, Performance Monitors Component Identification Register 2.....	782
B.7.45 PMCIDR3, Performance Monitors Component Identification Register 3.....	784
B.8 External ROM table registers summary.....	785
B.8.1 ROMENTRY0, Class 0x9 ROM Table Entries.....	786
B.8.2 ROMENTRY1, Class 0x9 ROM Table Entries.....	788
B.8.3 ROMENTRY2, Class 0x9 ROM Table Entries.....	790
B.8.4 ROMENTRY3, Class 0x9 ROM Table Entries.....	792
B.8.5 ROMENTRY4, Class 0x9 ROM Table Entries.....	795
B.8.6 ROMENTRY5, Class 0x9 ROM Table Entries.....	797
B.8.7 ROMENTRY6, Class 0x9 ROM Table Entries.....	799
B.8.8 ROMENTRY7, Class 0x9 ROM Table Entries.....	802
B.8.9 ROMENTRY8, Class 0x9 ROM Table Entries.....	804
B.8.10 ROMENTRY9, Class 0x9 ROM Table Entries.....	807
B.8.11 ROMENTRY10, Class 0x9 ROM Table Entries.....	809
B.8.12 ROMENTRY11, Class 0x9 ROM Table Entries.....	812
B.8.13 ROMENTRY12, Class 0x9 ROM Table Entries.....	814
B.8.14 ROMENTRY13, Class 0x9 ROM Table Entries.....	817
B.8.15 DEVARCH, Device Architecture Register.....	819
B.8.16 DEVID2, Device Configuration Register 2.....	820
B.8.17 DEVID1, Device Configuration Register 1.....	821
B.8.18 DEVID, Device Configuration Register.....	822
B.8.19 DEVTYPE, Device Type Register.....	824

B.8.20 PIDR4, Peripheral Identification Register 4.....	825
B.8.21 PIDR5, Peripheral Identification Register 5.....	826
B.8.22 PIDR6, Peripheral Identification Register 6.....	827
B.8.23 PIDR7, Peripheral Identification Register 7.....	828
B.8.24 PIDR0, Peripheral Identification Register 0.....	829
B.8.25 PIDR1, Peripheral Identification Register 1.....	831
B.8.26 PIDR2, Peripheral Identification Register 2.....	832
B.8.27 PIDR3, Peripheral Identification Register 3.....	833
B.8.28 CIDR0, Component Identification Register 0.....	834
B.8.29 CIDR1, Component Identification Register 1.....	835
B.8.30 CIDR2, Component Identification Register 2.....	837
B.8.31 CIDR3, Component Identification Register 3.....	838
Proprietary Notice.....	840
Product and document information.....	842
Product status.....	842
Revision history.....	842
Conventions.....	845
Useful resources.....	848

1. The Cortex®-A320 core


The Cortex®-A320 core is an ultra-efficient and low-power core that implements the Arm®v9.2-A architecture. The Arm®v9.2-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.7-A.

The Cortex®-A320 core is implemented inside a DSU-120T cluster and is always connected to the DSU-120T. The Cortex®-A320 core supports Direct connect only. For more information on the DSU Direct connect, see the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#).


Cortex®-A320 cores are implemented inside a block called a complex, which contains one, two, or four cores. Within a dual-core or a quad-core complex, the L2 *Translation Lookaside Buffer* (TLB) and the L2 cache logic are shared among all cores. A dual-core complex has one *Vector Processing Unit* (VPU) shared by the two cores, while a quad-core complex has two VPUs, each shared by a pair of cores.

The following figure shows an example of a quad-core configuration.

Figure 1-1: Example configuration with an Cortex®-A320 quad-core complex




The following figure shows an example of a dual-core configuration.

Figure 1-2: Example configuration with an Cortex®-A320 dual-core complex

You can also configure a complex that contains a single Cortex®-A320 core with dedicated logic.

The following figure shows an example of a cluster with a single-core complex.

Figure 1-3: Example configuration with an Cortex®-A320 single-core complex

**Note**

- This manual applies to the Cortex®-A320 core only. Read this manual together with the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for detailed information about the DSU-120T.
- This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

1.1 Cortex®-A320 core features

The Cortex®-A320 core is used in a Direct connect DSU configuration.

Regardless of the cluster configuration, the Cortex®-A320 core always has the same features as described in the following lists:

Core features

- Implementation of the Arm®v9.2-A A64 instruction set
- AArch64 Execution state at all Exception levels, EL0 to EL3
- Separate L1 data and instruction side memory systems with a *Memory Management Unit* (MMU)
- 40-bit *Physical Address* (PA) and 48-bit *Virtual Address* (VA)
- In-order pipeline with direct and indirect branch prediction
- *Generic Interrupt Controller* (GIC) CPU interface to connect to an external interrupt Distributor
- Generic Timers interface that supports 64-bit count input from an external system counter
- Implementation of the *Reliability, Availability, and Serviceability* (RAS) Extension
- *Scalable Vector Extension* (SVE) and SVE2 *Single Instruction Multiple Data* (SIMD) instruction set, offering Advanced SIMD and floating-point architecture support
- *Activity Monitoring Unit* (AMU)
- Support for the optional Cryptographic Extension

**Note**

The Cryptographic Extension is licensed separately.

Cache features

- Separate L1 data and instruction caches
- Optional unified L2 cache
- Optional error protection with parity or *Error Correcting Code* (ECC) allowing:
 - *Single Error Correction and Double Error Detection* (SECCDED) on L1 data cache and L2 cache, and L2 *Translation Lookaside Buffer* (TLB)

- *Single Error Detection (SED)* on L1 instruction cache
- Support for *Memory System Resource Partitioning and Monitoring (MPAM)*

Debug features

- Arm®v8.4 debug architecture
- *Performance Monitoring Unit (PMU)*
- *Embedded Trace Extension (ETE)*
- *TRace Buffer Extension (TRBE)*
- Optional *Embedded Logic Analyzer (ELA)*, ELA-600



The ELA-600 is licensed separately.

Related information

[2. Technical overview](#) on page 31

1.2 Cortex®-A320 core configuration options

You can choose the options that fit your implementation needs at build-time configuration.

These options must be the same across all Cortex®-A320 cores in the DSU-120T DynamIQ™ cluster.

Cortex®-A320 core configuration options include:

Quad, dual, or single core

The complex can be configured to be quad-core, dual-core, or single-core.

Cryptographic Extension

You can configure your implementation with or without the Cryptographic Extension. There must be consistency in setting this parameter to the same value for all cores.

Number of PMU event counters

The number of event counters in the *Performance Monitoring Unit (PMU)* can be six or 20.

The selected option applies to all Cortex®-A320 cores in the DSU-120T DynamIQ™ cluster.

CoreSight™ Embedded Logic Analyzer

Optionally, you can include support for integrating CoreSight™ ELA-600 as a separately licensable product.

ELA ATB FIFO depth

If the *Embedded Logic Analyzer (ELA)* is included, the depth of the ATB FIFO in the ELA can be 4, 8, 16, 32, or 64 entries.

L1 instruction cache size

The L1 instruction cache can be 32KB or 64KB. The selected option applies to all Cortex®-A320 cores in the DynamIQ™ cluster.

L1 data cache size

The L1 data cache can be 32KB or 64KB. The selected option applies to all Cortex®-A320 cores in the DynamIQ™ cluster.

L2 cache

Configure whether the L2 cache is present.

L2 cache size

The L2 cache size for each complex can be 128KB, 192KB, 256KB, 384KB, or 512KB.

L2 slices

The number of L2 cache slices can be one or two.

L2 cache data RAM partitions

The number of partitions in the L2 cache data RAMs can be one or two.

L2 doubled clock pulse

L2 clock pulse width can be optionally doubled. This supports meeting minimum clock pulse width requirements on some RAMs.

Evict/Allocate feature

Configure whether the *Evict/Allocate* (EVA) feature is used on the L2 cache data RAMs for the Cortex®-A320 complex.

See *RTL configuration process* in the *Arm® Cortex®-A320 Core Configuration and Integration Manual* for detailed configuration options and guidelines.

1.3 DSU-120T dependent features

Some *DynamIQ™ Shared Unit-120T* features and behaviors depend on whether your licensed core supports a particular feature.

The following table describes which DSU-120T dependent features are supported in your Cortex®-A320 core.

Table 1-1: Cortex®-A320 core features that have a dependency on the DSU-120T

Feature	Supported in the Cortex®-A320 core	Dependency on the DSU-120T
Direct connect	Yes	Direct connect support at the DSU-120T DynamIQ™ cluster level only applies when your licensed core also supports Direct connect.
Core included in a complex	Yes	Affects the DSU-120T DynamIQ™ cluster configuration and external signals. For more information on configurations, see 1.2 Cortex-A320 core configuration options on page 20.

Feature	Supported in the Cortex®-A320 core	Dependency on the DSU-120T
Cryptographic Extension	Yes, as an option	Affects the external signals of the DSU-120T. For more information on MPMM, see 4.6 Performance and power management on page 54.
Maximum Power Mitigation Mechanism (MPMM)	Yes	
Performance Defined Power (PDP) feature	No	
DISPBLK _y	No	
Dispatch block signal		
Statistical Profiling Extension (SPE) architecture	No	
Physical Address (PA) width	40-bit	Affects the AXI master port bus widths. For more details, see the <i>AXI master interface</i> section in the Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual .



The Cryptographic Extension is supplied under a separate license.

1.4 Supported standards and specifications

The Cortex®-A320 core complies with the Arm®v9.2-A architecture. The Arm®v9.2-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.7-A. The Cortex®-A320 core also complies with specific Arm®v8-A architecture extensions and supports interconnect, interrupt, timer, debug, and trace architectures.

The Cortex®-A320 core supports AArch64 at Exception levels EL0 to EL3.

Not all architectural features are implemented in the Cortex®-A320 core. The following tables show the implementation status of Arm®v8-A and Arm®v9-A features supported by the Cortex®-A320 core. There is a separate table for each version of the Arm®v8-A and Arm®v9-A architectures.



- Not all Arm®v8-A and Arm®v9-A architectural features are listed in the following tables. For more information on all the architectural features, see the [Arm® Architecture Reference Manual for A-profile architecture](#).
- The Cortex®-A320 core is compatible with the architecture for the *DynamIQ™ Shared Unit-120T*. See the *Supported standards and specifications* section in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for a list of specific architectural versions and features supported by the DSU-120T.

Table 1-2: Implementation status of the Arm®v8.0-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_PCSRv8	No	PC Sample-based Profiling Extension
FEAT_SHA1	Configurable	Advanced SIMD SHA1 instructions
FEAT_SHA256		Advanced SIMD SHA256 instructions
FEAT_AES		Advanced SIMD AES instructions
FEAT_PMULL		Advanced SIMD PMULL instructions
	Supported as part of the Arm®v8-A Cryptographic Extension	
FEAT_DoubleLock	No	Double Lock
FEAT_CP15SDISABLE2	No	CP15DISABLE2
FEAT_FP	Yes	Floating point extension
FEAT_AdvSIMD	Yes	Advanced SIMD Extension For more information and register descriptions, see 13. Advanced SIMD and floating-point support on page 95.
FEAT_CRC32	Yes	CRC32 instructions
FEAT_PMUv3	Yes	PMU extension version 3
FEAT_nTLBPA	Yes	No intermediate caching by output address in TLB
FEAT_SB	Yes	Speculation barrier
FEAT_SSBS	Yes	Speculative Store Bypass Safe Instruction
FEAT_SSBS2	Yes	MRS and MSR instructions for SSBS version 2
FEAT_CSV2	Yes	Cache Speculation Variant 2
FEAT_CSV2_1p1	No	Cache Speculation Variant 2 version 1.1
FEAT_CSV2_1p2	No	Cache Speculation Variant 2 version 1.2
FEAT_CSV2_2	Yes	Cache Speculation Variant 2 version 2
FEAT_CSV3	Yes	Cache Speculation Variant 3
FEAT_SPECRES	Yes	Speculation restriction instructions
FEAT_DGH	Yes	Data Gathering Hint
FEAT_ETS	Yes	Enhanced Translation Synchronization
FEAT_ECBHB	Yes	<i>Exploitative Control using Branch History Buffer</i> information between exception levels The branch history information created in a context before an exception to a higher exception level, using AArch64, cannot be used by code before that exception. This prevents exploitative control of the execution of any indirect branches in code in a different context after the exception.

Table 1-3: Implementation status of the Arm®v8.1-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_LSE	Yes	Large System Extensions
FEAT_RDM	Yes	Rounding double multiply accumulate
FEAT_HPDS	Yes	Hierarchical permission disables in translation tables
FEAT_VHE	Yes	Virtualization Host Extensions

Feature	Implemented	Description
FEAT_PAN	Yes	Privileged access-never
FEAT_LOR	Yes	Limited ordering regions
FEAT_HAFDBS	Yes	Hardware updates to access flag and dirty state in translation tables
FEAT_VMID16	Yes	16-bit VMID
FEAT_PMUv3p1	Yes	PMU extensions version 3.1
FEAT_Debugv8p1	Yes	Debug with VHE
FEAT_PAN3	Yes	Support for SCTLr_ELx.EPAN

Table 1-4: Implementation status of the Arm®v8.2-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_TTCNP	Yes	Common not private translations
FEAT_XNX	Yes	Execute-never control distinction by Exception level at stage 2
FEAT_UAO	Yes	Unprivileged Access Override control
FEAT_PAN2	Yes	AT S1E1R and AT S1E1W instruction variants for PAN
FEAT_DPB	Yes	DC CVAP instruction
FEAT_Debugv8p2	Yes	Arm®v8.2-A Debug
FEAT_IESB	Yes	Implicit Error synchronization event
FEAT_AA32HPD	No	AArch32 Hierarchical permission disables
FEAT_HPDS2	Yes	Hierarchical permission disables in translation tables 2
FEAT_LSMAOC	No	Load/Store instruction multiple atomicity and ordering controls
FEAT_FP16	Yes	Half-precision floating-point data processing
FEAT_LVA	No	Large VA support
FEAT_LPA	No	Large PA and IPA support
FEAT_VPIPT	No	VMID-aware PIPT instruction cache
FEAT_PCSRv8p2	Yes	PC Sample-based profiling version 8.2
FEAT_RAS	Yes	<i>Reliability, Availability, and Serviceability</i> (RAS) Extension version 1.1
FEAT_SPE	No	<i>Statistical Profiling Extension</i> (SPE)
FEAT_SVE	Yes	<i>Scalable Vector Extension</i> (SVE)
FEAT_SHA512	Configurable	Advanced SIMD SHA512 instructions
FEAT_SHA3		Advanced SIMD EOR3, RAX1, XAR, and BCAX instructions
FEAT_SM3		Advanced SIMD SM3 instructions
FEAT_SM4		Advanced SIMD SM4 instructions
FEAT_DotProd	Yes	Advanced SIMD Int8 dot product instructions
FEAT_FHM	Yes	Half-precision floating-point FMLAL instructions
FEAT_EVT	Yes	Enhanced Virtualization Traps
FEAT_DPB2	Yes	DC CVADP instruction
FEAT_BF16	Yes	AArch64 BFloat16 instructions
FEAT_AA32BF16	No	AArch32 BFloat16 instructions

Feature	Implemented	Description
FEAT_I8MM	Yes	Int8 Matrix Multiplication
FEAT_AA32I8MM	No	AArch32 Int8 Matrix Multiplication
FEAT_F32MM	No	SVE single-precision floating-point matrix multiply instruction
FEAT_F64MM	No	SVE double-precision floating-point matrix multiply instruction

Table 1-5: Implementation status of the Arm®v8.3-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_PAuth	Yes	Pointer authentication
FEAT_EPAC	No	Enhanced Pointer authentication
FEAT_PACIMP	No	Pointer authentication - IMPLEMENTATION DEFINED algorithm
FEAT_PACQARMA5	No	Pointer authentication - QARMA5 algorithm
FEAT_PACQARMA3	Yes	Pointer authentication - QARMA3 algorithm
FEAT_CONSTPACFIELD	Yes	PAC Algorithm enhancement
FEAT_JSCVT	Yes	JavaScript FJCVTS conversion instruction
FEAT_NV	No	Nested virtualization
FEAT_LRCPC	Yes	Load-acquire RCpc instructions
FEAT_FCMA	Yes	Floating-point FCMLA and FCADD instructions
FEAT_CCIDX	Yes	Extended cache index
FEAT_SPEv1p1	No	Statistical Profiling Extensions version 1.1
FEAT_DoPD	Yes	Debug over Powerdown
FEAT_PAuth2	Yes	Enhancements to pointer authentication
FEAT_FPAC	Yes	Faulting on pointer authentication instructions <i>Faulting Pointer Authentication Code (FPAC)</i>
FEAT_FPACCOMBINE	Yes	Faulting on combined pointer authentication instructions

Table 1-6: Implementation status of the Arm®v8.4-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_SEL2	Yes	Secure EL2
FEAT_NV2	No	Enhanced support for nested virtualization
FEAT_S2FWB	Yes	Stage 2 forced write-back
FEAT_DIT	Yes	Data Independent Timing instructions
FEAT_IDST	Yes	ID space trap handling
FEAT_FlagM	Yes	Condition flag manipulation
FEAT_LSE2	Yes	Large System Extensions version 2
FEAT_LRCPC2	Yes	Load-acquire RCpc instructions version 2
FEAT_TLBIOS	Yes	TLB invalidate outer-shared instructions
FEAT_TLBIRANGE	Yes	TLB range invalidate range instructions
FEAT_TTL	Yes	Translation Table Level
FEAT_BBM	Yes	Translation table break before make levels

Feature	Implemented	Description
FEAT_RASv1p1	Yes	<p><i>Reliability, Availability, and Serviceability</i> (RAS) Extension version 1.1</p> <p>All extensions up to Arm®v9.0-A at full containment capability with <i>Error Correcting Code</i> (ECC) configured.</p> <p>See 10. RAS Extension support on page 82 for more information on the implementation of this extension in the core.</p>
FEAT_DoubleFault	Yes	Double Fault Extension
FEAT_Debugv8p4	Yes	Debug relaxations and extensions version 8.4
FEAT_PMUv3p4	Yes	PMU extension version 3.4
FEAT_TRF	Yes	Self hosted Trace Extensions
FEAT_TTST	Yes	Small translation tables
FEAT_AMUv1	Yes	Activity Monitors Extension
FEAT_MPAM	Yes	<p><i>Memory Partitioning and Monitoring</i> (MPAM)</p> <p>For more information on the <i>Memory System Resource Partitioning and Monitoring</i> (MPAM) Extension, see the Arm® Architecture Reference Manual for A-profile architecture.</p>

Table 1-7: Implementation status of the Arm®v8.5-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_FlagM2	Yes	Condition flag manipulation version 2
FEAT_FRINTTS	Yes	FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions
FEAT_ExS	No	Disabling context synchronizing exception entry and exit
FEAT_GTG	Yes	Guest translation granule size
FEAT_BTI	Yes	<i>Branch Target Identification</i> (BTI)
FEAT_EOPD	Yes	Preventing ELO access to halves of address maps
FEAT_RNG	No	Random number generator
FEAT_RNG_TRAP	No	Trapping support for RNDR and RNDRRS
FEAT_MTE	Yes	Instruction-only Memory Tagging Extension
FEAT_MTE2	Yes	Full Memory Tagging Extension
FEAT_MTE3	Configurable	MTE Asymmetric Fault Handling
	These features are enabled by setting the BROADCASTMTE pin to 1.	
FEAT_PMUv3p5	Yes	PMU Extension version 3.5

Table 1-8: Implementation status of the Arm®v8.6-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_ECV	Yes	Enhanced counter virtualization
FEAT_FGT	Yes	Fine Grain Traps
FEAT_TWED	No	Delayed trapping of WFE
FEAT_AMUv1p1	No	Activity Monitors Extension version 1.1

Feature	Implemented	Description
FEAT_MPAMv0p1	No	Memory Partitioning and Monitoring version 0.1
FEAT_MPAMv1p1	Yes	Memory Partitioning and Monitoring version 1.1
FEAT_MTPMU	No	Multi-threaded PMU Extensions

Table 1-9: Implementation status of the Arm®v8.7-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_AFP	Yes	Alternate floating-point behavior
FEAT_HCX	Yes	Support for the HCRX_EL2 register
FEAT_LPA2	No	Larger physical address for 4KB and 16KB translation granules
FEAT_LS64	No	Support for 64 byte loads/stores without return
FEAT_LS64_V	No	Support for 64-byte stores with return
FEAT_LS64_ACCDATA	No	Support for 64-byte ELO stores with return
FEAT_PMUv3p7	Yes	Arm®v8.7-A PMU Extensions See 17.1 Performance monitors events on page 112.
FEAT_RPRES	No	Increased precision of Reciprocal Estimate and Reciprocal Square Root Estimate
FEAT_SPEv1p2	No	Arm®v8.7-A SPE
FEAT_WFXT	Yes	WFE and WFI instructions with timeout See 4.2.1 Wait for Interrupt and Wait for Event on page 44.
FEAT_XS	Yes	XS attribute

Table 1-10: Implementation status of the Arm®v8.8-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_CMOW	No	Control for cache maintenance permission
FEAT_Debugv8p8	No	Debug v8.8
FEAT_HBC	No	Hinted conditional branch
FEAT_HPMN0	Yes	Setting of MDCR_EL2.HPMN to zero
FEAT_MOPS	No	Standardization of memory operations
FEAT_NMI	No	Non-maskable Interrupts
FEAT_PMUv3p8	No	Arm®v8.8-A PMU Extensions
FEAT_PMUv3_TH	No	Event counting threshold
FEAT_SPEv1p3	No	Arm®v8.8-A Statistical Profiling Extensions
FEAT_TIDCP1	No	ELO use of IMPLEMENTATION DEFINED functionality

Table 1-11: Implementation status of the Arm®v9.0-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_Armv9_Crypto	Yes Configurable	For more information and additional cryptographic register descriptions, see the Arm® Cortex®-A320 Core Cryptographic Extension Technical Reference Manual . This extension is licensed separately and access to the documentation is restricted by contract with Arm.

Feature	Implemented	Description
FEAT_ETE	Yes	<i>Embedded Trace Extension (ETE)</i> See 18. Embedded Trace Extension support on page 142.
FEAT_SVE2	Yes	<i>Scalable Vector Extension (SVE) version 2</i> See 14. Scalable Vector Extensions support on page 96.
FEAT_SVE_AES	Configurable	SVE AES instructions
FEAT_SVE_PMULL128		SVE PMULL instructions
FEAT_SVE_SHA3		SVE SHA-3 instructions
FEAT_SVE_SM4		SVE SM4 instructions
FEAT_SVE_BitPerm	Yes	SVE Bit Permute
FEAT_TME	No	<i>Transactional Memory Extension (TME)</i>
FEAT_TRBE	Yes	<i>TRace Buffer Extension (TRBE)</i> See 19. Trace Buffer Extension support on page 156.

Table 1-12: Implementation status of the Arm®v9.1-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_ETEv1p1	Yes	Embedded Trace Extension, version 1.1

Table 1-13: Implementation status of the Arm®v9.2-A features in the Cortex®-A320 core

Feature	Implemented	Description
FEAT_BRBE	No	Branch Record Buffer Extensions
FEAT_RME	No	Realm Management Extension
FEAT_ETEv1p2	No	Embedded Trace Extension, version 1.2
FEAT_SME	No	Scalable Matrix Extension
FEAT_SME_FA64	No	Full A64 support in Streaming mode
FEAT_SME_F64F64	No	Double-precision floating-point outer product instructions
FEAT_SME_I16I64	No	16-bit to 64-bit integer widening outer product instructions
FEAT_EBF16	No	Enhanced BFloat16

The following table shows the other standards and specifications that the Cortex®-A320 core supports.

Table 1-14: Other standards and specifications supported in the Cortex®-A320 core

Standard or specification	Version	Description
FEAT_GICv4p1	GICv4.1	<i>Generic Interrupt Controller (GIC)</i> See the Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4 for more information.
Debug	-	Arm®v9.2-A architecture implemented with Arm®v8.4-A Debug architecture support and Arm®v8.3-A Debug over powerdown support. See the Arm® Architecture Reference Manual for A-profile architecture for information on this architecture.

Standard or specification	Version	Description
CoreSight	v3.0	See the Arm® CoreSight™ Architecture Specification v3.0 for more information.

Related information

[2.1 Complex components](#) on page 31

1.5 Test features

The Cortex®-A320 core provides test signals that enable the use of both *Automatic Test Pattern Generation* (ATPG) and *Memory Built-In Self Test* (MBIST) to test the core logic and memory arrays.

The Cortex®-A320 core includes an ATPG test interface that provides signals to control the *Design for Test* (DFT) features of the core. To prevent problems with DFT implementation, you must carefully consider how you use these signals.

Arm also provides MBIST interfaces that enable you to test the RAMs at operational frequency. You can add your own MBIST controllers to automatically generate test patterns and perform result comparisons. Optionally, you can use your EDA tool to test the physical RAMs directly instead of using the supplied Arm interfaces.

For the list of test signals and information on their usage, see the *Design for Test integration guidelines* chapter in the *Arm® Cortex®-A320 Core Configuration and Integration Manual*.

For the list of external scan control signals, see the *Design for Test integration guidelines* chapter in the *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual*.



Note

The *Arm® Cortex®-A320 Core Configuration and Integration Manual* and *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual* are confidential documents that are available with the appropriate product licenses.

1.6 Design tasks

The Cortex®-A320 core is delivered as a synthesizable RTL description in SystemVerilog. Before you can use the Cortex®-A320 core, you must implement, integrate, and program it.

A different party can perform each of the following tasks:

Implementation

The implementer configures the RTL, adds vendor cells/RAMs, and takes the design through the synthesis and Place and Route (P&R) steps to produce a hard macrocell.

The implementer chooses the options that affect how the RTL source files are rendered. These options can affect the area, maximum frequency, power, and features of the resulting macrocell.

Other components such as *Design for Test* (DFT) structures and, if necessary, power switches can be added to the implementation flow.

Integration

The integrator connects the macrocell into a *System on Chip* (SoC). This task includes connecting it to a memory system and peripherals.

The integrator configures some features of the core by tying inputs to specific values. These configuration settings affect the start-up behavior before any software configuration is made and can also limit the options available to the software.

Software programming

The system programmer develops the software to configure and initialize the core and tests the application software.

The programmer configures the core by programming values into registers. The programmed values affect the behavior of the core.

The operation of the final device depends on the build configuration, the configuration inputs, and the software configuration.

See *Functional integration* in the *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual* for signal descriptions.

See *RTL configuration process* in the *Arm® Cortex®-A320 Core Configuration and Integration Manual* and in the *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual* for implementation options.

1.7 Product revisions

The following table indicates the main differences in functionality between product revisions.

Table 1-15: Product revisions

Revision	Notes
r0p0	First release
r0p1	Bug fixes and performance improvements. For more information about bug fixes, see the <i>Cortex®-A320 core Software Developer's Errata Notice</i> or the <i>Cortex®-A320 core Product Errata Notice</i> .

Changes in functionality that have an impact on the documentation also appear in [Revision history](#) on page 842.

2. Technical overview

The components in the Cortex®-A320 core are designed to make it an ultra-efficient core.

The main blocks include:

- *Instruction Fetch Unit* (IFU)
- *Data Processing Unit* (DPU)
- L1 instruction and L1 data memory systems
- *Memory Management Unit* (MMU)
- Trace unit and *TRace Buffer Extension* (TRBE)
- *Vector Processing Unit* (VPU)
- *Generic Interrupt Controller* (GIC) CPU interface
- *L2 Translation Lookaside Buffer* (TLB)
- L2 memory system with optional L2 cache
- Optional Cryptographic Extension
- Optional *Embedded Logic Analyzer* (ELA)

The Cortex®-A320 core interfaces with the *DynamiQ™ Shared Unit-120T* through the CPU bridge.

The Cortex®-A320 core implements the Arm®v9.2-A architecture. The Arm®v9.2-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.7-A.

The programmer's model and the architecture features implemented, such as the Generic Timer, are compliant with the standards in [1.4 Supported standards and specifications](#) on page 22.


2.1 Complex components

The Cortex®-A320 complex includes components that are designed to make it an ultra-efficient, low-power, and area-efficient product.

Cortex®-A320 cores are always implemented inside a complex.

A Cortex®-A320 complex includes a CPU bridge that connects the complex to the *DynamiQ™ Shared Unit-120T*. The DSU-120T connects the complex to an external memory system and to the rest of the SoC.

The following figure shows the components within a Cortex®-A320 complex.

Figure 2-1: Cortex®-A320 complex components

Instruction Fetch Unit

The *Instruction Fetch Unit* (IFU) fetches instructions from the instruction cache or from external memory and uses a dynamic branch predictor to predict the outcome of branches in the instruction stream. It passes the instructions to the *Data Processing Unit* (DPU) for processing.

The L1 instruction memory system includes:

- A fully associative L1 instruction *Translation Lookaside Buffer* (TLB)
- A 32KB or 64KB 4-way set associative L1 instruction cache with 64-byte cache lines

Data Processing Unit

The DPU decodes and executes instructions. It executes instructions that require data transfer to or from the memory system by interfacing with the *Data Cache Unit* (DCU). The DPU includes the *Performance Monitoring Unit* (PMU) and the *Activity Monitoring Unit* (AMU).

Performance Monitoring Unit

The PMU provides either six or 20 performance monitors that can be configured to gather statistics on the operation of each core and the memory system. The information can be used for debug and code profiling.

Activity Monitoring Unit

The Cortex®-A320 core includes an AMU, which, like the PMU, counts certain events that are related to the behavior of the core. The AMU implements seven event counters. Activity monitoring is intended for system management use whereas performance monitoring is aimed at user and debug applications.

The AMU registers are accessible using the System registers or the DSU-120T DynamIQ™ cluster utility bus.

L1 data memory system

The L1 data memory system executes load and store instructions and services memory coherency requests.

The L1 data memory system includes:

- A *Memory Management Unit* (MMU)
- A fully associative L1 data TLB
- A 32KB or 64KB, 4-way set associative cache with 64-byte cache lines
- A DCU that handles load/store and System register access operations
- A *Bus Interface Unit* (BIU) that handles the linefills to the L1 data cache
- A *STore Buffer* (STB) that handles store instructions, cache and TLB maintenance operations, and barriers

The MMU provides fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes that are held in translation tables. The TLB stores these mappings when translating an address.

Trace Unit and Trace Buffer Extension

The Cortex®-A320 core supports a range of debug, test, and trace options including instruction-trace-only trace unit and *TRace Buffer Extension* (TRBE).

The Cortex®-A320 core also includes a ROM table that enumerates the debug components within the complex. Debuggers can use the ROM table to determine which CoreSight components are implemented.

All the debug and trace components of the Cortex®-A320 core are described in this manual. For more information about the *Embedded Logic Analyzer* (ELA), see the [Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Technical Reference Manual](#).

GIC CPU interface

The *Generic Interrupt Controller* (GIC) CPU interface, when integrated with an external Distributor component, is a resource for supporting and managing interrupts in a cluster system.

Vector Processing Unit

The Cortex®-A320 dual-core complex has one *Vector Processing Unit* (VPU) that is shared between the two cores, while a Cortex®-A320 quad-core complex has two VPUs, each shared by a pair of cores. A Cortex®-A320 single-core complex has a dedicated VPU.

The VPU supports *Advanced Single Instruction Multiple Data* (SIMD) and floating-point operation. Advanced SIMD is a media and signal processing architecture that adds instructions primarily for audio, video, 3D graphics, and image and speech processing. The floating-point architecture supports half-precision, single-precision and double-precision floating-point operations. The VPU also supports the *Scalable Vector Extension* (SVE) and SVE2 SIMD instruction sets. SVE and SVE2 complement the Advanced SIMD and floating-point functionality.



The Advanced SIMD architecture, along with its associated implementations and supporting software, are also referred to as Arm® Neon™ technology.

Cryptographic Extension

The Cryptographic Extension is optional in the Cortex®-A320 cores. The Cryptographic Extension adds new instructions to the Advanced SIMD and the SVE instruction sets that accelerate:

- *Advanced Encryption Standard* (AES) encryption and decryption
- The *Secure Hash Algorithm* (SHA) functions SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, and SHA-3
- SM3 hash function and SM4 encryption and decryption
- Finite field arithmetic that is used in algorithms such as Galois/Counter Mode and Elliptic Curve Cryptography



The optional Cryptographic Extension is not included in the base product. Arm supplies the Cryptographic Extension under a separate license to the Cortex®-A320 core license.

L2 TLB

The L2 TLB is shared between the cores of a dual-core or a quad-core complex, while a single-core complex has a dedicated L2 TLB. The L2 TLB accepts requests from the L1 TLBs and provides

Virtual Address (VA) to *Physical Address (PA)* translations for instruction side, data side, trace and profiling accesses, and software-accessible address translation operations.

The TLB entries are global or can include *Address Space Identifiers (ASIDs)* to prevent context switch TLB cleans. They also include *Virtual Machine Identifiers (VMIDs)* to prevent TLB cleans on virtual machine switches by the hypervisor. The Cortex®-A320 core can also use the *Common not Private (CnP)* architectural feature that permits cores in a complex to share L2 TLB entries.

L2 memory system

The L2 memory system includes the optional L2 cache. The L2 cache is 8-way set associative. You can configure the L2 cache size to be 128KB, 192KB, 256KB, 384KB, or 512KB. The L2 memory system is connected to the DSU-120T through the CPU bridge.

The L2 cache can be configured to have one or two cache slices. Each slice consists of L2 tag and data RAMs, L2 replacement RAM, L1 duplicate tag RAMs, and associated logic. If two slices are present, most traffic from the cores, the L2 TLB, and from downstream snoops is striped across the slices, based on the value of address bit[6]. This striping increases overall throughput. Accesses to Device non-reorderable memory and to *Distributed Virtual Memory (DVM)* operations are always handled by slice 0.

The data RAMs in each L2 cache slice can be configured to have a single partition or two partitions. Having two partitions increases peak throughput for L2 cache reads and writes by allowing concurrent accesses to different L2 ways.

CPU bridge

In a DynamIQ™ cluster, there is one CPU bridge between the Cortex®-A320 complex and the DSU-120T.

The CPU bridge controls buffering and synchronization between the complex and the DSU-120T.

The CPU bridge runs synchronously with the memory bus interface without affecting the other asynchronous interfaces such as debug and trace.

See *RTL configuration process* in the *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual* for more information.

Related information

- 5. [Memory management](#) on page 58
- 6. [L1 instruction memory system](#) on page 66
- 7. [L1 data memory system](#) on page 69
- 8. [L2 memory system](#) on page 76
- 9. [Direct access to internal memory](#) on page 79
- 12. [GIC CPU interface](#) on page 91
- 13. [Advanced SIMD and floating-point support](#) on page 95
- 17. [Performance Monitors Extension support](#) on page 112
- 18. [Embedded Trace Extension support](#) on page 142

2.2 Interfaces

The *DynamiQ™ Shared Unit-120T* manages all Cortex®-A320 core external interfaces to the *System on Chip* (SoC).

See the *Technical overview* chapter in the [Arm® DynamiQ™ Shared Unit-120T Technical Reference Manual](#) for detailed information on these interfaces.

2.3 Programmer's model

The Cortex®-A320 core implements the Arm®v9.2-A architecture. The Arm®v9.2-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.7-A. The Cortex®-A320 core supports the AArch64 Execution state at all Exception levels, EL0 to EL3.

For more information about the programmer's model, see [Arm® Architecture Reference Manual for A-profile architecture](#).

Related information

[1.4 Supported standards and specifications](#) on page 22

3. Clocks and resets

To provide dynamic power savings, the Cortex®-A320 core supports hierarchical clock gating. It also supports Warm and Cold resets.

A Cortex®-A320 complex has a single clock domain and receives a single clock input. This clock input is gated by an architectural clock gate in the CPU bridge. There is one architectural clock gate per core in the complex, and one for the shared logic. The clock input is the SCLK clock signal.

In addition, the Cortex®-A320 core implements extensive clock gating that includes:

- Regional clock gates to various blocks that can gate off portions of the clock tree
- Local clock gates that can gate off individual registers or banks of registers

The Cortex®-A320 core receives the following reset signals from the *DynamlQ™ Shared Unit-120T* side of the CPU bridge:

- A Warm reset for all registers in the core except for:
 - Some parts of the Debug logic
 - Some parts of the trace unit logic
 - *Reliability, Availability, and Serviceability* (RAS) logic
- A Cold reset for the logic in the complex, including the debug logic, trace logic, and RAS logic.

For a complete description of the clock gating and reset scheme of the complex, see the following sections in the [Arm® DynamlQ™ Shared Unit-120T Technical Reference Manual](#):

- *Clocks and resets*
- *Power and reset control with Power Policy Units*

4. Power management

The Cortex®-A320 core provides mechanisms to control both dynamic and static power dissipation.

The dynamic power management includes the following features:

- Hierarchical clock gating
- *Dynamic Voltage and Frequency Scaling* (DVFS)
- *A Maximum Power Mitigation Mechanism* (MPMM) to control the maximum power

The static power management includes the following features:


- Powerdown
- Dynamic retention, a low-power mode that retains the register and RAM state

4.1 Voltage and power domains


The *DynamiQ™ Shared Unit-120T Power Policy Units* (PPUs) control power management for the Cortex®-A320 core.

A Cortex®-A320 complex supports separate gated power domains for the complex, for each core inside the complex, and for the *Vector Processing Unit* (VPU). It also supports a dedicated voltage domain for the complex and a voltage domain for the DSU-120T DynamiQ™ cluster.


The following figure shows the voltage domains for a Cortex®-A320 configuration with a quad-core complex.

Figure 4-1: Cortex®-A320 voltage domains, quad-core complex


The following figure shows the power domains for a Cortex®-A320 configuration with a quad-core complex.

Figure 4-2: Cortex®-A320 power domains, quad-core complex

The following figure shows the voltage domains for a Cortex®-A320 configuration with a dual-core complex.

Figure 4-3: Cortex®-A320 voltage domains, dual-core complex

The following figure shows the power domains for a Cortex®-A320 configuration with a dual-core complex.

Figure 4-4: Cortex®-A320 power domains, dual-core complex

An Cortex®-A320 complex is instantiated within a DynamIQ™ cluster. Within the complex, the system side of the CPU bridge is within the cluster voltage domain, VCLUSTER. From the perspective of the complex, the system side of the CPU bridge is always on.

The remainder of the complex logic is in a separate VCOMPLEX voltage domain and PDCOMPLEX power domain. Within the PDCOMPLEX power domain, each core is in the PDCORE<n> power domain, where n is the core instance number.

The VPU is in the PDVPU power domain. The rest of the shared logic, consisting of the L2 Translation Lookaside Buffer (TLB), the L2 cache, and the complex side of the CPU bridge is in the PDCOMPLEX power domain.

PDCORE<n> is a gated power domain that can support retention. See *The DynamIQ Shared Unit* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information about instance numbering.


The VCOMPLEX voltage domain operates within a single clock domain, COMPLEXCLK. The CPU bridge contains high-level clock gates and generates gated clocks corresponding to each gated power domain. Also, the clock to the VPU is gated when the VPU is idle.

The CPU bridge is synchronous. The complex runs on SCLK clock signal, the VCOMPLEX is tied to VCLUSTER, and the complex and the DynamIQ™ cluster are both in the same voltage domain.


The CPU bridge logic within the VCLUSTER voltage domain operates within multiple clock domains. See [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

The following figure shows the voltage domains for a Cortex®-A320 configuration with a single-core complex.

Figure 4-5: Cortex®-A320 voltage domains, single-core complex



The following figure shows the power domains for a Cortex®-A320 configuration with a single-core complex.

Figure 4-6: Cortex®-A320 power domains, single-core complex

For a single-core complex, the voltage and power domains are similar to those for a dual-core complex.

Within the PDCOMPLEX power domain, the single core is in PDCORE0, a gated power domain that can support retention. The core has its own dedicated logic, including a VPU within its own PDVPU power domain. The L2 TLB, the L2 cache, and the CPU bridge, complex side, is in the PDCOMPLEX power domain.

4.2 Architectural clock gating modes

The `WFI`, `WFE`, `WFIIT`, and `WFET` instructions put the core into a low-power mode. These instructions architecturally disable the clock at the top of the clock tree. The core remains fully powered and retains the state.

4.2.1 Wait for Interrupt and Wait for Event

Wait for Interrupt (WFI) and *Wait for Event* (WFE) are features that put a core within a Cortex®-A320 complex in a low-power state by disabling most of the core clocks, while keeping

the core powered up. When the core is in WFI or WFE state, the input clock is gated externally to the core at the CPU bridge.

The logic uses a small amount of dynamic power to wake up the core from WFI or WFE low-power state. Other than this power use, the drawn power is reduced to static leakage current only.

When the core executes the `WFI`, `WFE`, `WFIT`, or `WFET` instruction, it waits for all instructions in the core, including explicit memory accesses, to retire before it enters a low-power state. The `WFI`, `WFE`, `WFIT`, and `WFET` instructions also ensure that store instructions have updated the cache or have been issued to the L3 memory system.



Executing the `WFE` and `WFET` instructions when the event register is set does not cause entry into low-power state, but clears the event register.

The core exits the WFI or WFE state when one of the following events occurs:

- The core detects a reset.
- The core detects one of the architecturally defined WFI or WFE wakeup events.

WFI and WFE wakeup events can include physical and virtual interrupts.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about entering low-power state and wakeup events.

4.2.2 Low-power state behavior considerations

You must consider how certain events affect the *Wait for Interrupt* (WFI) and *Wait for Event* (WFE) low-power state behavior of the Cortex®-A320 complex.

While the core is in WFI or WFE state, the clocks in the core are temporarily enabled when any of the following events are detected:

- An access on the utility bus interface
- A *Generic Interrupt Controller* (GIC) CPU access
- A debug access through the *Advanced Peripheral Bus* (APB) interface
- A system snoop request that must be serviced by the core L1 data cache
- A cache or *Translation Lookaside Buffer* (TLB) maintenance operation that must be serviced by the core L1 instruction cache, L1 data cache, L2 cache, or TLB
- Any access from the other core in the complex that must be serviced by the L1 data cache



The core does not exit WFI or WFE state when the clocks are temporarily enabled.

Each core in a complex can enter WFI or WFE state separately, leading to the gating of its corresponding core clock. If all cores in the complex are in WFI or WFE state, the shared logic clock is also gated automatically.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about WFI and WFE.

4.3 Power control

The *DynamiQ™ Shared Unit-120T Power Policy Units* (PPUs) control all core and cluster power mode transitions.

Each core within a Cortex®-A320 complex has an individual PPU for controlling its own core power domain. For example, there is a PPU for each PDCORE0, PDCORE1, PDCORE2 and PDCORE3.

In addition, there is a PPU for the cluster.

The PPUs decide and request any change in power mode. The targeted core within the Cortex®-A320 complex then performs any actions necessary to reach the requested power mode. For example, the core might gate clocks, clean caches, or disable coherency before it accepts the request.

For more information about the PPUs for the cluster and the cores, see the following sections in the [Arm® DynamiQ™ Shared Unit-120T Technical Reference Manual](#):

- *Power management*
- *Power and reset control with Power Policy Units*

Related information

[A.11.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register](#) on page 405

[A.11.2 IMP_CPUMPMCR_EL3, Global MPMM Configuration Register](#) on page 407

[B.6.1 CPUPPMCR, Global PPM Configuration Register](#) on page 707

[B.6.2 CPUMPMCR, Global MPMM Configuration Register](#) on page 709

4.4 Core power modes

Each core in a Cortex®-A320 complex, as well as the shared logic, has a defined set of power modes and corresponding legal transitions between these power modes. The power mode of each core can be independent of other cores in a complex.

The *Power Policy Unit* (PPU) of a core manages at the cluster level the transitions between the power modes for that core. See *Power management* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

The following table shows the supported Cortex®-A320 core power modes.



Caution


Power modes that are not shown in the following table are not supported and must not occur. Deviating from the legal power modes can lead to **UNPREDICTABLE** results. You must comply with the dynamic power management, and powerup and powerdown sequences described in [4.7 Cortex-A320 core powerup and powerdown sequence](#) on page 55.

Table 4-1: Cortex®-A320 core power modes

Power mode	Short name	Power state
On	ON	The core is powered up and active.
Functional retention	FUNC_RET	The core is fully powered and operational, but the <i>Vector Processing Unit</i> (VPU) is idle.
Full retention	FULL_RET	<p>The core is in retention mode. In this mode, only power that is required to retain register and RAM state is available. The core is not operational.</p> <p>A core must be in <i>Wait for Interrupt</i> (WFI) or <i>Wait for Event</i> (WFE) low-power state before it enters this mode.</p>
Off	OFF	The core is powered down.
Emulated Off	OFF_EMU	<p>Emulated off mode permits you to debug the powerup and powerdown cycle without changing the software.</p> <p>In this mode, the core proceeds through all the powerdown steps, except:</p> <ul style="list-style-type: none"> The clock is not gated and power is not removed when the core is powered down. Only a Warm reset is asserted. The debug logic is preserved in the core and remains accessible by the debugger.
Debug recovery	DBG_RECOV	<p>The RAM and logic are powered up.</p> <p>This mode is for applying a Warm reset to the DSU-120T DynamIQ™ cluster, while preserving memory and <i>Reliability, Availability, and Serviceability</i> (RAS) registers for debug purposes. Both cache and RAS state are preserved when transitioning from DBG_RECOV to ON.</p> <p>Caution: This mode must not be used during normal system operation.</p>
Warm reset	WARM_RST	A Warm reset resets all state except for the debug logic, the trace unit logic, the <i>Activity Monitor Unit</i> (AMU) logic, and the debug and the RAS registers.

The following figure shows the supported modes for the Cortex®-A320 core power domain and the legal transitions between them.

Figure 4-7: Permitted Cortex®-A320 core power mode transitions



Related information

[4.2 Architectural clock gating modes](#) on page 44

[4.2.1 Wait for Interrupt and Wait for Event](#) on page 44

[4.4.5 Full retention mode](#) on page 49

4.4.1 On mode

In the On power mode, the Cortex®-A320 core is on and fully operational.

The core can be initialized into the On mode. When a transition to the On mode is completed, all caches are accessible and coherent. Other than the normal architectural steps to enable caches, no additional software configuration is required.

4.4.2 Off mode

In the Off power mode, power is removed completely from the core and no state is retained.

In Off mode, all core logic and RAMs are off. The domain is inoperable and all core state is lost. On transition to Off mode, the L1 and L2 caches are disabled, cleaned, and the core is removed from coherency automatically.



Note

If all cores in a complex transitions to Off mode, the L2 cache is cleaned.

An attempted debug access or utility bus access to the core when the core domain is off returns an error response on the utility bus, indicating that the core is unavailable. See *Utility bus* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

4.4.3 Emulated off mode

In Emulated off mode, all core domain logic and RAMs are kept on. All Debug registers must retain their state and be accessible from the external debug interface. All other functional interfaces behave as if the core were in Off mode.

4.4.4 Functional retention mode

Functional retention mode is a dynamic retention mode that is controlled using IMP_CPUPWRCTLR_EL1. On wakeup, full power to the core can be restored and execution can continue.

In Functional retention mode, the core is fully powered and operational, but the *Vector Processing Unit* (VPU) is off. The VPU can enter this mode when it is idle and the retention timer has expired. Software can enable or disable this mode and set the length of the retention timer.

If there is a VPU instruction waiting in the execution pipeline, the VPU must exit Functional retention. In a complex where two cores share a VPU, Functional retention only occurs when all cores request it.

Related information

[A.4.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register](#) on page 266

4.4.5 Full retention mode

Full retention mode is a dynamic retention mode that is controlled using the *Power Policy Unit* (PPU). On wakeup, full power to the core can be restored and execution can continue.

In Full retention mode, only power that is required to retain register and RAM state is available. The core is in retention state and is non-operational.

The core enters Full retention mode when all of the following conditions are met:

- The retention timer has expired. For more information on setting the retention timer, see [A.4.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register](#) on page 266.
- The core is in *Wait for Interrupt* (WFI) or *Wait for Event* (WFE) low-power state.
- The core clock is temporarily disabled for any of the following reasons:
 - L1 snoops or L2 snoops
 - Cache or *Translation Lookaside Buffer* (TLB) maintenance operations
 - Debug or *Generic Interrupt Controller* (GIC) access

The core exits Full retention mode when it detects any of the following events:

- A WFI or WFE wakeup event, as defined in the [Arm® Architecture Reference Manual for A-profile architecture](#).
- An event that requires the core clock to be temporarily enabled without exiting the WFI or WFE low-power state. For example:
 - L1 snoops or L2 snoops
 - Cache or TLB maintenance operations
 - Debug access on the debug *Advanced Peripheral Bus* (APB)
 - GIC access

Related information

[4.2.1 Wait for Interrupt and Wait for Event](#) on page 44

4.4.6 Debug recovery mode

Debug recovery mode supports debug of external watchdog-triggered reset events, such as watchdog timeout.

By default, the core invalidates its caches when it transitions from Off to On mode. Using Debug recovery mode allows the L1 cache and L2 cache contents that were present before the reset to be observable after the reset. In this mode, the contents of the caches are retained and are not altered on the transition back to the On mode.

In addition to preserving the cache contents, Debug recovery mode supports preserving the *Reliability, Availability, and Serviceability* (RAS) state. A transition to Debug recovery mode is made from any state, which puts the core into a Warm reset state. There is no external mechanism to

apply a Warm reset mode other than programming the *DynamiQ™ Shared Unit-120T Power Policy Units* (PPUs).

For more information on the DSU-120T *Power Policy Units* (PPUs), see *The Power Policy Unit* in the [Arm® DynamiQ™ Shared Unit-120T Technical Reference Manual](#).



Debug recovery is strictly for debug purposes. It must not be used for functional purposes because correct operation of the caches is not guaranteed when entering this mode.

Debug recovery mode can occur at any time with no guarantee of the state of the core. A request of this type is accepted immediately, therefore its effects on the core, the DSU-120T DynamiQ™ cluster, or the wider system are **UNPREDICTABLE**, and a wider system reset might be required. In particular, any outstanding memory system transactions at the time of the reset might complete after the reset. The core is not expecting these transactions to complete after a reset, and might cause a system deadlock.

4.4.7 Warm reset mode

A Warm reset resets all state except for the trace logic, debug registers, and *Reliability, Availability, and Serviceability* (RAS) registers.



WARM_RST mode is strictly for debug purposes. It must not be used for functional purposes, because correct operation of the L1 data cache is not guaranteed when entering this mode.

A Warm reset is applied to the Cortex®-A320 core when the core *Power Policy Unit* (PPU) in the *DynamiQ™ Shared Unit-120T* is programmed for WARM_RST mode.

WARM_RST mode is only expected to be used for resets triggered by a system level issue, such as a watchdog timeout.

WARM_RST mode can occur at any time with no guarantee of the state of the core. A request to transition to WARM_RST mode is accepted immediately. Therefore, its effects on the core, the DynamiQ™ cluster, or the wider system are **UNPREDICTABLE**, and a wider system reset might be required. For example, if there were any outstanding memory transactions at the time of the reset, these transactions might complete after the reset. Unless the system interconnect is also reset, the cluster will not expect these transactions to complete after the reset, and a system deadlock might occur.



An alternative method for placing the core into Warm reset is to use the Arm®v8-A Reset Management Register, RMR_EL3. When the core runs in EL3, it requests a Warm reset of the core if you set the RMR_EL3.RR bit to 1. If RMR_EL3.RR is set to 1 before a WFI instruction is executed, then the core will request a Warm reset.

The RMR_EL3.RR controlled Warm reset of the core is independent of the PPU WARM_RST power mode.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about RMR_EL3.

4.5 Complex power modes

For a complex containing multiple cores, a power mode transition in any core requires arbitration between the cores and their shared logic. The CPU bridge handles this arbitration automatically, without involving the core *Power Policy Unit* (PPU).

The CPU bridge handles system requests for power mode transitions by translating requests into the correct power mode transitions for a particular complex configuration.

The *Power Control State Machine* (PCSM) interface is an external interface for controlling low-level technology-specific power switch and retention controls.

The following table shows all possible combinations of core power modes and corresponding power states for a dual-core complex with a shared L2 cache and a *Vector Processing Unit* (VPU).

Table 4-2: PPU mode and power domain states for a dual-core complex

PPU mode		PCSM channel		
Core0	Core1	Core0	Core1	Shared logic
On	On	ON	ON	ON
On	Functional retention	ON	ON	ON
On	Full retention	ON	FULL_RET	ON
On	Debug recovery	ON	ON	ON
On	Emulated off	ON	ON	ON
On	Off	ON	OFF	ON
Functional retention	On	ON	ON	ON
Functional retention	Functional retention	ON	ON	FUNC_RET
Functional retention	Full retention	ON	FULL_RET	FUNC_RET
Functional retention	Debug recovery	ON	ON	ON
Functional retention	Emulated off	ON	ON	ON
Functional retention	Off	ON	OFF	FUNC_RET
Full retention	On	FULL_RET	ON	ON
Full retention	Functional retention	FULL_RET	ON	FUNC_RET
Full retention	Full retention	FULL_RET	FULL_RET	FULL_RET
Full retention	Debug recovery	FULL_RET	ON	ON
Full retention	Emulated off	FULL_RET	ON	ON
Full retention	Off	FULL_RET	OFF	FULL_RET
Debug recovery	On	ON	ON	ON

PPU mode		PCSM channel		
Core0	Core1	Core0	Core1	Shared logic
Debug recovery	Functional retention	ON	ON	ON
Debug recovery	Full retention	ON	FULL_RET	ON
Debug recovery	Debug recovery	ON	ON	ON
Debug recovery	Emulated off	ON	ON	ON
Debug recovery	Off	ON	OFF	ON
Emulated off	On	ON	ON	ON
Emulated off	Functional retention	ON	ON	ON
Emulated off	Full retention	ON	FULL_RET	ON
Emulated off	Debug recovery	ON	ON	ON
Emulated off	Emulated off	ON	ON	ON
Emulated off	Off	ON	OFF	ON
Off	On	OFF	ON	ON
Off	Functional retention	OFF	ON	FUNC_RET
Off	Full retention	OFF	FULL_RET	FULL_RET
Off	Debug recovery	OFF	ON	ON
Off	Emulated off	OFF	ON	ON
Off	Off	OFF	OFF	OFF



Emulated off mode operation for a complex is the same as the operation for a core.

In general, any PPU mode combination where only one of the cores is in DBG_RECOV is considered to be a transitional state. In such cases, both cores must eventually go into DBG_RECOV. One exception to this rule is when one core is OFF, in which case it remains OFF while the other core remains in DBG_RECOV.

Deviating from the legal power modes can lead to **UNPREDICTABLE** results. You must comply with the dynamic power management and the powerup and powerdown sequences.

In a multiple-core complex, where a single core is being powered down, the shared logic might need to be kept powered on. The powerdown sequence must account for this possibility. Both the L2 cache and the VPU are shared in a multi-core complex. Therefore, when a core in a Cortex®-A320 complex is being powered down:

- If another core is not Off, the shared logic is kept on and kept in coherency state. Only interfaces that are private to the core are powered down and the core is clock gated.
- If all the other cores are Off, the powerdown sequence for the complex is the same as the sequence for a single core. This sequence includes taking the complex out of coherency, powering off the shared logic, gating the clocks, and disabling the interfaces.

The following table shows the PCSM power mode and corresponding power modes for the PDCORE0, PDCORE1, PDCORE2 and PDCORE3 power domains.

Table 4-3: PCSM power states and power modes for core power domains

PCSM power state	PDCORE power mode
ON	On
FULL_RET	Retention
OFF	Off

The following table shows the PCSM power mode and corresponding power modes for the PDCOMPLEX and PDVPU power domains.

Table 4-4: PCSM power states and power modes for complex power domains

PCSM power state	PDCOMPLEX power mode	PDVPU power mode
ON	On	On
FUNC_RET	On	Off
FULL_RET	Retention	Off
OFF	Off	Off

Related information

[4.3 Power control](#) on page 46

4.6 Performance and power management

The Cortex®-A320 core implements *Performance and Power Management* (PPM) features that can be used to limit high activity events within the core or trade off efficiency versus peak performance.

The only PPM feature that Cortex®-A320 core implements is *Maximum Power Mitigation Mechanism* (MPMM).

4.6.1 Maximum Power Mitigation Mechanism

Maximum Power Mitigation Mechanism (MPMM) is a power management feature that detects and limits high activity events, specifically high-power load-store events, and vector unit instructions.

If the count of high-activity events exceeds a pre-defined threshold during an evaluation period, MPMM temporarily limits the rate of instruction execution and memory system transactions.

MPMM provides three gears that enable it to limit certain classes of workloads. Each MPMM gear limits workloads at a different level of aggressiveness, where gear 0 produces the most aggressive throttling and gear 2 the least aggressive. The *Activity Monitoring Unit* (AMU) provides metrics for each gear. An external power controller can use these metrics to budget SoC power in the following ways:

- By limiting the number of cores that can execute higher activity workloads

- By switching to a different *Dynamic Voltage and Frequency Scaling* (DVFS) operating point

MPMM is not intended to limit workloads that operate close to typical power levels. The MPMM event detection and limiting are targeted to limit workloads that operate at significantly higher power levels than typical integer workloads.



MPMM must not be relied on as the only electrical safety mechanism. It is essentially a localized assistance mechanism that operates at core level. MPMM is not a substitute for a coarse-grained emergency power reduction scheme, but it does minimize the likelihood of such a scheme being engaged. It is a first line of defense rather than a complete solution.

Related information

[A.11.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register](#) on page 405

[A.11.2 IMP_CPUMPMCR_EL3, Global MPMM Configuration Register](#) on page 407

[B.6.1 CPUPPMCR, Global PPM Configuration Register](#) on page 707

[B.6.2 CPUMPMCR, Global MPMM Configuration Register](#) on page 709

4.7 Cortex®-A320 core powerup and powerdown sequence

There is no specific sequence to power up the Cortex®-A320 core. There are no software steps required to bring a core into coherence after reset. For powerdown, the Cortex®-A320 core uses a specific sequence.

To power down the Cortex®-A320 core:

1. If necessary, save the state of the core to system memory so that it can be restored during the core powerup.
2. Disable interrupts to the core:
 - a. Disable the interrupt enable bits in the ICC_IGRPEN0_EL1 and ICC_IGRPEN1_EL1 registers.
 - b. Set the GIC Distributor wake up request for the core using the GICR_WAKER register.
 - c. Read the GICR_WAKER register to confirm that the ChildrenAsleep bit indicates that the interface is idle.
3. Disable the interrupt outputs from the *Reliability, Availability, and Serviceability* (RAS) registers or redirect the core RAS fault and error interrupt outputs to the system error manager. See [Managing RAS fault and error interrupts during the core powerdown procedure](#).
4. Set the IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN bit to 1 to indicate to the power controller that a powerdown is requested.
5. Execute an `ISB` instruction.
6. Execute a `WFI` instruction.

After executing `WFI` and then receiving a powerdown request from the power controller, the hardware:

- Disables and cleans the core cache
- Removes the core from coherency

When the `IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN` bit is set, executing a `WFI` instruction automatically masks all interrupts and wakeup events in the core. As a result, applying a reset is the only way to wake up the core from the *Wait for Interrupt* (WFI) state.

Related information

[A.4.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register](#) on page 266

4.7.1 Managing RAS fault and error interrupts during the core powerdown sequence

The `WFI` instruction is the point of no return for powering down the core. For this reason, the power management architecture does not permit interrupting the core software after this `WFI` instruction is executed.

Therefore, the core software cannot be interrupted to manage any *Reliability, Availability, and Serviceability* (RAS) fault or error which is either:

- Detected before the core powerdown procedure executes the `WFI` instruction and is not cleared
- Detected after the core powerdown procedure executes the `WFI` instruction.

Any RAS fault or error interrupt output from the core that is active prevents the core from powering down. This means that:

- The core is left powered ON but the software is inactive.
- All requests from the core PPU to power down the core are denied.
- A full cluster reset is the only mechanism available to restart the core software.

Therefore, the status of the RAS fault and error interrupts must be managed as part of the core powerdown sequence to prevent this situation from occurring.

The two general options for managing RAS fault and error interrupts during the core powerdown procedure are:

- Disable the generation of RAS fault and error interrupts using the `ERxCTLR_EL1` registers and clear any current RAS fault or error interrupts before the core powerdown procedure executes the `WFI` instruction.
- Reroute the RAS fault or error interrupts to a separate system error management device as part of the powerdown procedure. This device, such as a System Control Processor, is responsible for resetting the system if a fault or error is signaled. However, this approach is only possible if the system has been designed to allow the RAS interrupt outputs to be rerouted to another component.

If all the RAS fault and error interrupt outputs are disabled before the core powerdown procedure but the error detection and correction response are still enabled, then:

- Any correctable errors are corrected.
- Any deferrable errors are deferred as part of the automatic cache clean and invalidation procedures.
- The Error records for the correctable and deferrable errors are lost after the core is powered OFF.
- If there is an uncorrectable error when the core is powering off, then this error is not signaled to the system and therefore this uncorrectable error might corrupt the system behavior.

In some systems, it might be preferable to disable the generation of RAS fault and error interrupts for correctable and deferrable errors but to enable the error interrupt for uncorrectable errors as follows:

- $ERxCTLR_EL1.CFI = 0$
- $ERxCTLR_EL1.FI = 0$
- $ERxCTLR_EL1.UI = 1$

Using this approach, the core error interrupt output must be rerouted to the system error manager before executing the `WFI` instruction in the core powerdown procedure. If an uncorrectable error occurs during the powerdown, the core remains powered ON but the software is inactive. The system error manager is then responsible for resetting the entire cluster and the wider system that is interacting with the core and cluster.

To use this approach, the system must permit the core RAS error interrupt to be rerouted to the system error manager. However, the system error manager is unable to identify where the uncorrectable error occurred within the core because the core RAS registers are only accessible to software running on the core.

4.8 Debug over powerdown

The Cortex®-A320 core supports debug over powerdown, which allows a debugger to retain its connection with the core even when powered down. This behavior enables debug to continue through powerdown scenarios rather than having to re-establish a connection each time the core is powered up.

The debug over powerdown logic is part of the DebugBlock in the *DynamiQ™ Shared Unit-120T*. The DebugBlock is external to the DSU-120T DynamiQ™ cluster and must remain powered on during the debug over powerdown process.

See *Debug* in the [Arm® DynamiQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

5. Memory management

The *Memory Management Unit* (MMU) translates an input address to an output address.

This translation is based on address mapping and memory attribute information that is available in the Cortex®-A320 core internal registers and translation tables. The MMU also controls memory access permissions, memory ordering, and cache policies for each region of memory.

An address translation from an input address to an output address is described as a stage of address translation. The Cortex®-A320 core can perform:

- Stage 1 translations that translate an input *Virtual Address* (VA) to an output *Physical Address* (PA) or *Intermediate Physical Address* (IPA).
- Stage 2 translations that translate an input IPA to an output PA.
- Combined stage 1 and stage 2 translations that translate an input VA to an IPA, and then translate that IPA to an output PA. The Cortex®-A320 core performs translation table walks for each stage of the translation.

In addition to translating an input address to an output address, a stage of address translation also defines the memory attributes of the output address. With a two-stage translation, the stage 2 translation can modify the attributes that the stage 1 translation defines. A stage of address translation can be disabled or bypassed, and cores can define memory attributes for disabled and bypassed stages of translation.

Each stage of address translation uses address translations and associated memory properties that are held in memory-mapped translation tables. Translation table entries can be cached into a *Translation Lookaside Buffer* (TLB). The translation table entries enable the MMU to provide fine-grained memory system control and to control the table walk hardware.

The Cortex®-A320 core supports the *Common not Private* (CnP) feature. CnP is an architectural feature that permits cores in a complex to share translation tables. When CnP is enabled and in use, all cores in a complex can share L2 TLB entries and make better use of the TLB. Without it, each core in a complex might cache the same translation, reducing the effective size of the TLB.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

5.1 Memory Management Unit components

The Cortex®-A320 *Memory Management Unit* (MMU) includes several *Translation Lookaside Buffers* (TLBs) and a translation table prefetcher.

A TLB is a cache of recently executed page translations within the MMU. The Cortex®-A320 core implements a two-level TLB structure. The TLB stores all translation table sizes and is responsible for breaking these down into smaller tables when required for the L1 data or instruction TLB.

The following table describes the MMU components.

Table 5-1: MMU components

Component	Description
L1 instruction TLB	<ul style="list-style-type: none"> 16 entries Fully associative Located in the L1 instruction memory block TLB hits return the <i>Physical Address</i> (PA) to the instruction cache
L1 data TLB	<ul style="list-style-type: none"> 16 entries Fully associative Located in the L1 data memory block TLB hits return the PA to the data cache
L2 TLB	<ul style="list-style-type: none"> 4-way set associative for single-core complex 8-way set associative for dual-core complex 16-way set associative for quad-core complex A main block that is located within a complex Shared between the cores of a multi-core complex Supports dirty bit update, that is, hardware update of access flag and access permissions Provides translations for instruction side, data side, trace and profiling accesses, and address translation operations
TLB prefetcher	<ul style="list-style-type: none"> Prefetches descriptors into the L2 cache, and translations into the L2 TLB Can be disabled in the IMP_CMPXECTLR_EL1 register

The L2 TLB entries contain a global indicator and an *Address Space Identifier* (ASID) to allow context switches without requiring the TLB to be invalidated. The L2 TLB entries also contain a *Virtual Machine Identifier* (VMID) to allow virtual machine switches by the hypervisor without requiring the TLB to be invalidated.

Some L2 TLB entries do not have a valid ASID and VMID because ASID and VMID only apply to the EL1&0 translation regime. Also, ASID does not apply to the *Intermediate Physical Address* (IPA) cache.

Related information

[A.4.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register](#) on page 261

5.2 Translation Lookaside Buffer match process

The Armv8-A architecture supports multiple *Virtual Address* (VA) spaces that are translated differently.

Each *Translation Lookaside Buffer* (TLB) entry is associated with a particular translation regime:

- Secure EL3
- Secure EL2
- Secure EL2 and EL0

- Non-secure EL2
- Non-secure EL2 and ELO
- Secure EL1 and ELO
- Non-secure EL1 and ELO

A TLB match entry occurs when the following conditions are met:

- Its VA[48:N], where N is \log_2 of the block size for that translation that is stored in the TLB entry, matches the requested address.
- Entry translation regime matches the current translation regime.
- The *Address Space Identifier* (ASID) matches the current ASID held in the TTBR0_ELx or TTBR1_ELx register associated with the target translation regime, or the entry is marked global.
- The *Virtual Machine Identifier* (VMID) matches the current VMID held in the VTTBR_EL2 register.

The ASID information is used for the purpose of TLB matching for entries using:

- The Secure EL1 and ELO and Non-secure EL1 and ELO translation regime
- The Secure EL2 and ELO and Non-secure EL2 and ELO translation regime

The VMID information is used for the purpose of TLB matching for entries using:

- The Secure EL1 and ELO and Non-secure EL1 and ELO translation regime, when EL2 is enabled.

A mapping cannot be shared between cores unless the mapping is marked as common. TLB mappings that are marked as common are available only to cores that have *Common not Private* (CnP) enabled:

- A core that has CnP disabled cannot use a TLB mapping that is marked as common.
- A core that has CnP enabled cannot use a TLB mapping that is marked as private, even if the mapping was allocated by that core.



Note

A core that has CnP enabled is one where the corresponding TTBR<n>_ELx.CnP field for the core is set to 1. For the Secure EL1 and ELO and Non-secure EL1 and ELO translation regimes where EL2 is enabled, CnP is enabled when VTTBR_EL2.CnP is set to 1.

5.3 Translation table walks

When the Cortex®-A320 core generates a memory access, the *Memory Management Unit* (MMU) searches for the requested *Virtual Address* (VA) in the *Translation Lookaside Buffers* (TLBs). If it is not present, then it is a miss and the MMU proceeds by looking up the translation table during a translation table walk.

When the Cortex®-A320 core generates a memory access, the MMU:

1. Performs a lookup for the requested VA, current *Address Space Identifier* (ASID), current *Virtual Machine Identifier* (VMID), and current translation regime in the relevant instruction or data L1 TLB.
2. If there is a miss in the relevant L1 TLB, the MMU performs a lookup in the L2 TLB for the requested VA, current ASID, current VMID, and translation regime.
3. If there is a miss in the L2 TLB, the MMU performs a hardware translation table walk.


Address translation is performed only when the MMU is enabled. It can also be disabled for a particular translation base register, in which case the MMU returns a Translation Fault.

You can program the MMU to make the accesses that are generated by translation table walks cacheable. This means that translation table entries can be cached in the L2 cache and external caches.

During a lookup or translation table walk, the access permission bits in the matching translation table entry determine whether the access is permitted. If the permission checks are violated, then the MMU returns a Permission Fault. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

The following figure shows the TLB lookup process.

Figure 5-1: Translation table walks



In translation table walks, the descriptor is fetched from the L2 or external memory system.

Related information

6. [L1 instruction memory system](#) on page 66
7. [L1 data memory system](#) on page 69
8. [L2 memory system](#) on page 76

5.4 Hardware management of the Access flag and dirty state

The Cortex®-A320 core includes the option to perform hardware updates to the translation tables.

This feature is enabled in TCR_ELx (where x is 1-3) and VTCR_EL2. To support hardware management of dirty state, translation table descriptors include the *Dirty Bit Modifier* (DBM) field.

The Cortex®-A320 core supports hardware updates to the Access flag and to dirty state only when the translation tables are held in Inner Write-Back and Outer Write-Back Normal memory regions. If software requests a hardware update in a region that is not Inner Write-Back or Outer Write-Back Normal memory, then the Cortex®-A320 core returns an abort with the following encoding:

- ESR_ELx.DFSC = 0b110001 for Data Aborts
- ESR_ELx.IFSC = 0b110001 for Instruction Aborts

5.5 Responses

Certain faults and aborts can cause an exception to be taken because of a memory access.

MMU responses

When one of the following operations is completed, the *Memory Management Unit* (MMU) generates a translation response to the requester:

- An L1 instruction or data *Translation Lookaside Buffer* (TLB) hit
- An L2 TLB hit
- A translation table walk

The responses from the MMU contain the following information:

- The *Physical Address* (PA) that corresponds to the translation
- A set of permissions
- Secure or Non-secure state information
- All the information that is required to report aborts

MMU aborts

The MMU can detect faults that are related to address translation and can cause exceptions to be taken to the core. Faults can include address size faults, translation faults, access flag faults, and permission faults.

External aborts

External aborts occur in the memory system and are different from aborts that the MMU detects. Normally, external memory aborts are rare. External aborts are caused by errors that are flagged by the external memory interfaces or are generated because of an uncorrected *Error Correcting Code* (ECC) error in the L1 data cache or L2 cache arrays.

External aborts are reported synchronously when they occur during:

- Translation table walks for instruction fetches, loads, and stores
- Data accesses that result from load operations to Normal memory
- Load operations to Device memory, including operations that have acquire semantics



The address captured in the *Fault Address Register* (FAR) is the target address of the instruction that generated the synchronous external abort.

External aborts are reported asynchronously when they occur during:

- Store operations to any memory type
- Cache maintenance, TLB invalidate, and instruction cache invalidate operations

Misprogramming contiguous hints

When there is a descriptor that contains a set CH bit, the input *Virtual Address* (VA) address space must include all contiguous VAs contained in this block.

The VA address space is defined by:

- TCR_ELx.TxSZ for stage 1 translations
- VTCR_EL2.T0SZ for stage 2 translations

The Cortex®-A320 core treats such a block as not causing a translation fault and disregards the value of the contiguous bit.

Conflict aborts

The Cortex®-A320 core does not generate conflict aborts.

5.6 Memory behavior and supported memory types

The Cortex®-A320 core supports memory types defined in the Arm®v8-A architecture.

Device memory types have the following attributes:

G – Gathering

The capability to gather and merge requests together into a single transaction

R – Reordering

The capability to reorder transactions

E – Early Write Acknowledgement

The capability to accept early acknowledgement of write transactions from the interconnect



In the following table, the n prefix means the capability is not allowed.

The following table shows the Device memory types that the Cortex®-A320 core supports.

Table 5-2: Supported Arm®v8-A Device memory types

Memory type	Description
Device-GRE	Device Gathering, Reordering, Early Write Acknowledgement. Device-GRE is similar to Normal Non-cacheable, but does not permit Speculative accesses.
Device-nGRE	Device non-Gathering, Reordering, Early Write Acknowledgement. Transactions might be reordered within the L3 memory system, or in the system interconnect. The use of barriers is required to order accesses to Device-nGRE memory.
Device-nGnRE	Device non-Gathering, non-Reordering, Early Write Acknowledgement. Device-nGnRE is equivalent to the Device memory type in earlier versions of the architecture.
Device-nGnRnE	Device non-Gathering, non-Reordering, No Early Write Acknowledgement. Device-nGnRnE is treated the same as nGnRE inside the Cortex®-A320 core, but reported differently on the bus interface.

Some behaviors are simplified, and for best performance, Arm does not recommend using the following memory types:

Write-Through

Memory that is marked as Write-Through is not cached on the data side and does not make coherency requests. On the instruction side, areas that are marked as Write-Through or Write-Back can be cached in the L1 instruction cache.

Mixed Inner and Outer Cacheability

Only memory that is marked as Inner and Outer Write-Back can be cached on the data side and make coherency requests. This rule applies to the memory type only, and not to the allocation hints. All caches within the DSU-120T DynamiQ™ cluster are treated as being part of the Inner Cacheability domain.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about memory types.

5.7 Page-based hardware attributes

The architecture defines *Page-Based Hardware Attributes* (PBHA) as an optional **IMPLEMENTATION DEFINED** feature. This section describes how the Cortex®-A320 core implements PBHA.

It allows software to set up to four bits in the translation tables, which are then propagated through the memory system with transactions and can be used in the system to control system components. The meaning of the bits is specific to the system design.

For information on how to set and enable the PBHA bits in the translation tables, see the [Arm® Architecture Reference Manual for A-profile architecture](#). When disabled, the PBHA value that is propagated on the bus is 0.

For memory accesses caused by a translation table walk, the IMP_ATCR_ELx and IMP_AVTCR_EL2 registers control the PBHA values.

PBHA combination between stage 1 and stage 2 on memory accesses

PBHA should always be considered as an attribute of the physical address.

When stage 1 and stage 2 are enabled:

- If both stage 1 PBHA and stage 2 PBHA are enabled, the final PBHA is stage 2 PBHA.
- If stage 1 PBHA is enabled and stage 2 PBHA is disabled, the final PBHA is stage 1 PBHA.
- If stage 1 PBHA is disabled and stage 2 PBHA is enabled, the final PBHA is stage 2 PBHA.
- If both stage 1 PBHA and stage 2 PBHA are disabled, the final PBHA is defined to 0.

Enable of PBHA has a granularity of 1 bit, so this property is applied independently on each PBHA bit.

Mismatched aliases

If the same physical address is accessed through more than one virtual address mapping, and the PBHA bits are different in the mappings, then the results are **UNPREDICTABLE**. The PBHA value sent on the bus could be for either mapping.

6. L1 instruction memory system

The Cortex®-A320 core L1 instruction memory system fetches instructions and predicts branches. It is part of the *Instruction Fetch Unit* (IFU), which includes a dynamic branch predictor. It includes the L1 instruction cache and the L1 instruction *Translation Lookaside Buffer* (TLB).

The L1 instruction memory system provides an instruction stream to the decoder. To increase overall performance and reduce power consumption, the L1 instruction memory system uses dynamic branch prediction and instruction caching.

The following table shows the L1 instruction memory system features.

Table 6-1: L1 instruction memory system features

Feature	Description
L1 instruction cache	32KB or 64KB
	4-way set associative
	<i>Virtually-indexed, physically-tagged</i> (VIPT) behaving as <i>physically-indexed, physically-tagged</i> (PIPT)
	<i>Single Error Detect</i> (SED) parity cache protection
Cache line length	64 bytes
Cache policy	Dynamic based cache replacement policy



Note

The L1 instruction TLB also resides in the L1 instruction memory system. However, it is part of the *Memory Management Unit* (MMU) and is described in [5. Memory management](#) on page 58.

6.1 L1 instruction cache behavior

The L1 instruction cache is invalidated automatically at reset unless the core power mode is initialized to Debug Recovery.

In Debug recovery mode, the caches are not guaranteed to be functional and should not be enabled.

When the instruction Cacheability is disabled, all instruction fetches to Cacheable memory are treated as if they were Non-cacheable. All instruction fetches will not get allocated into instruction cache.

When the instruction Cacheability is enabled, lines might still be allocated into the instruction cache even if the memory is marked as Non-cacheable.

These behaviors mean that instruction fetches might not be coherent with caches in other cores, and software must account for this possibility.

Related information

[4.4.6 Debug recovery mode](#) on page 50

6.2 L1 instruction cache Speculative memory accesses

Instruction fetches are Speculative and there can be several unresolved branches in the pipeline. A branch instruction or exception in the code stream can cause a pipeline flush, discarding the currently fetched instructions.

On instruction fetches, pages with Device memory type attributes are treated as Non-Cacheable Normal Memory. To prevent instruction fetches, device memory pages must be marked with the translation table descriptor attribute bit *eXecute Never* (XN). The device and code address spaces must be separated in the physical memory map. This separation prevents Speculative fetches to read-sensitive devices when address translation is disabled.

If a speculative instruction fetches miss in the L1 instruction cache, they can still look into L2 Cache if it is enabled.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

6.3 Program flow prediction

The Cortex®-A320 core contains program flow prediction hardware, also known as branch prediction. Branch prediction increases overall performance and enhances power efficiency.

Program flow prediction is enabled when the *Memory Management Unit* (MMU) is enabled for the current Exception level. If program flow prediction is disabled, then all taken branches incur a penalty that is associated with cleaning the pipeline. If program flow prediction is enabled, then it predicts whether a conditional or unconditional branch is to be taken, as follows:

- For conditional branches, it predicts whether the branch is to be taken and the address that the branch goes to, known as the branch target address.
- For unconditional branches, it only predicts the branch target address.

Program flow prediction hardware contains the following functionality:

- A conditional branch predictor
- An indirect branch predictor
- Dynamic branch predictor history
- The return stack, a stack of nested subroutine return addresses
- A cache that holds the branch target address of previously taken branches

Predicted and non-predicted instructions

Program flow prediction hardware predicts all branch instructions, and includes:

- Conditional branches
- Unconditional branches
- Return instructions
- Indirect branches

The following instructions are not predicted:

- Exception return instructions (including `ERET`, `ERETAA`, `ERETAB`)
- Supervisor call instructions
- Hypervisor call instructions
- Secure Monitor call instructions

Return stack

The return stack stores the return address of procedure call instructions. This address should be equal to the value written in the Link Register (X30) by these instructions.

Any of the following instructions causes a return stack push:

- `BL`
- `BLR`
- `BLRAA`
- `BLRAAZ`
- `BLRAB`
- `BLRABZ`

Any of the following instructions cause a return stack pop:

- `RET`
- `RETAA`
- `RETAB`

7. L1 data memory system

The Cortex®-A320 core L1 data memory system is responsible for executing load and store instructions and specific instructions like atomics, cache maintenance operations, and memory tagging instructions. The L1 data memory system includes the L1 data cache and the L1 data *Translation Lookaside Buffer* (TLB).

The L1 data side memory system responds to load and store requests from the *Data Processing Unit* (DPU). It also responds to snoop requests from other cores.

The following table shows the L1 data memory system features.

Table 7-1: L1 data memory system features

Feature	Description
Data Cache Unit (DCU)	Manages all load and store operations
	Includes a combined local and global exclusive monitor that is used by Load-Exclusive and Store-Exclusive instructions
STore Buffer (STB)	Handles store instructions and barriers
	Merging store buffer capability which writes to all types of memory, that is, Device, Normal cacheable, and Normal Non-cacheable
Bus Interface Unit (BIU)	Handles the linefills to the L1 data cache
	Receives requests from the cache pipeline in the L1 unit, the STB, and the <i>Instruction Fetch Unit</i> (IFU)
	Processes the requests and sends them to the L2 unit
Trace and Profiling Buffer (TPB)	Receives trace data from the trace unit and writes it to memory
Prefetch engine	Detects patterns of cache line requests. Multiple streams are allowed in parallel, capable of detecting both constant requests and patterns of requests.
L1 data cache	32KB or 64KB
	4-way set associative
	<i>Virtually-Indexed, Physically-Tagged</i> (VIPT) behaving as <i>Physically-Indexed, Physically-Tagged</i> (PIPT)
	Error Correcting Code (ECC) cache protection
Read path	128-bit read path from the data L1 memory system to the DPU
Write path	128-bit write path from the DPU to the L1 memory system
Cache line length	64 bytes
Cache policy	Pseudo-random cache replacement policy

7.1 L1 data cache behavior

The L1 data cache is invalidated automatically at reset unless the core power mode is initialized to Debug recovery mode.

In Debug recovery mode, the caches are not guaranteed to be functional and should not be enabled.

On a cache miss, the cache performs a critical word-first fill.

There is no operation to invalidate the entire data cache. If software requires this function, then it must be constructed by iterating over the cache geometry and executing a series of individual invalidates by set/way instructions. The `DC_CSW` and `DC_ISW` instructions perform both a clean and invalidate of the target set/way. The values of `HCR_EL2.SWIO` have no effect. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about `DC_CISW` and `HCR_EL2`.

Data Cacheability disabled behavior

If the data Cacheability is disabled, then:

- Load and store instructions do not access any of the L1 data, or the L2 caches.
- Data cache maintenance operations continue to execute normally.
- All load and store instructions to cacheable memory are treated as Non-cacheable.



It is not possible to disable data Cacheability for individual levels of cache. When data Cacheability for a core is disabled, other cores can still make accesses and cause allocations to L2 or L3 caches, as can Cacheable instruction fetches.

To maintain data coherency between multiple cores, the Cortex®-A320 core uses the *Modified Exclusive Shared Invalid* (MESI) protocol.



The way that cache indices are determined means that there is no direct relationship between the *Physical Address* (PA) and set number. You cannot use targeted operations that assume a relationship between the PA and set number. To flush the entire cache, you must perform set and way maintenance operations over the number of sets and ways described in `CCSIDR_EL1` for that cache.

Related information

4.4.6 [Debug recovery mode](#) on page 50

7.2 Write streaming mode

The Cortex®-A320 core supports write streaming mode, sometimes referred to as read allocate mode, both for the L1 and the L2 cache.

A cache line is allocated to the L1 or L2 cache on either a read miss or a write miss. However, writing large blocks of data can pollute the cache with unnecessary data. It can also waste power and performance when a linefill is performed only to discard the linefill data because the entire line gets overwritten by subsequent writes (for example using `memset()` or `memcpy()`). In some situations, cache line allocation on writes is not required. For example, when executing the C standard library `memset()` function to clear a large block of memory to a known value.

To prevent unnecessary cache line allocation, the memory system detects when the core has written a sequence of full cache lines. If this situation is detected on a configurable number of consecutive linefills, then it switches into write streaming mode.

When in write streaming mode, load operations behave as normal, and can still cause linefills. Writes still look up in the cache, but if they miss, then they write out to the L2 rather than starting a linefill.

**Note**

More than the specified number of linefills might be observed on the AXI master interface before the memory system switches to write streaming mode.

The write streaming mode remains enabled until either:

- It detects a cacheable write burst that is not a full cache line.
- There is a load operation from the same line that is being written to the L2 cache.

When a Cortex®-A320 core has switched to write streaming mode, the memory system continues to monitor the bus traffic. It signals to the L2 cache to go into write streaming mode when it observes a further number of full cache line writes.

The write streaming threshold defines the number of consecutive cache lines that are fully written without being read before store operations stop causing cache allocations. You can configure the write streaming threshold for each cache (L1, and L2) and for the caches outside the cluster by writing the register [A.4.11 IMP_CPUECTLR_EL1, CPU Extended Control Register](#) on page 256.

You can configure the write streaming threshold for each cache:

- IMP_CPUECTLR_EL1.L1WSCTL configures the L1 write streaming mode threshold.
- IMP_CPUECTLR_EL1.L2WSCTL configures the L2 write streaming mode threshold.
- IMP_CPUECTLR_EL1.L4WSCTL configures the system cache write streaming mode threshold.

7.3 Memory system implementation

The Cortex®-A320 core supports a single limited order range that includes the entire memory space. It also has specific behavior for transient memory regions.

Atomic instruction implementation in the L1 data memory system

The Cortex®-A320 core supports the atomic instructions added in the Arm®v8.1-A architecture. Atomic instructions to Cacheable memory are performed as near atomic.

The Cortex®-A320 core supports atomics to Device or Non-cacheable memory, however this support relies on the interconnect also supporting atomics. If this type of atomic instruction is executed when the interconnect does not support them, it results in an asynchronous Data Abort.

Transient memory region

The core has a specific behavior for memory regions that are marked as Write-Back cacheable and transient, as defined in the Arm®v8-A architecture.

The transient hint is a qualifier of the cache allocation hints and indicates that the benefit of caching is for a relatively short period.

For any load that is targeted at a memory region that is marked as transient, the following occurs:

- If the memory access misses in the L1 data cache, the returned cache line is allocated in the L1 data cache but is marked as transient.
- On eviction, if the line is clean and marked as transient, it is not allocated into the L2 cache but is marked as invalid in the L1 data cache.

Use `IMP_CPUCTLR_EL1.NTCTL` to configure transient and non-temporal L1 eviction.

For stores that are targeted at a memory region that is marked as transient, if the store misses in the L1 data cache, the line is not allocated into the L2 cache.

Non-temporal loads

Non-temporal loads indicate to the caches that the data is likely to be used for only short periods. For example, when streaming single-use read data that is then discarded. In addition to non-temporal loads, there are also prefetch-memory (`PRFM`) hint instructions with the `STRM` qualifier. The Load/Store Non-temporal Pair instructions provide a hint to the memory system that an access is non-temporal or streaming, and unlikely to be repeated in the near future.

Non-temporal loads cause allocation into the L1 data cache, with the same performance as normal loads. However, when a later linefill is allocated into the cache, the cache line that is marked as non-temporal has higher priority to be replaced. To prevent pollution of the L2 cache, a non-temporal line that is evicted from the L1 data cache is not allocated to L2, as would be the case for a normal line. Instead, the non-temporal data is evicted externally via AXI. Use `IMP_CPUCTLR_EL1.NTCTL` to configure transient and non-temporal L1 data cache eviction.



If the core has the line in a unique state, the line is marked as non-temporal in the cache. If the line is shared with other cores, the line is treated normally.

Non-temporal stores are treated the same as stores to a memory region that is marked as transient. That is, if the store misses in the L1 data cache, the line is not allocated into the L2 cache.

Related information

[A.4.11 IMP_CPUCTLR_EL1, CPU Extended Control Register](#) on page 256

7.4 Internal exclusive monitor

The Cortex®-A320 core includes an internal exclusive monitor with a 2-state, open and exclusive state machine that manages Load-Exclusive and Store-Exclusive instructions and Clear-Exclusive instructions.

You can use these instructions to construct semaphores, ensuring synchronization between different processes running on the core. Semaphores can also ensure synchronization between different cores that are using the same coherent memory locations for the semaphore.

A Load-Exclusive instruction tags a small block of memory for exclusive access. The CTR_ELO register defines the size of the tagged blocks as 16 words, one cache line.



A Load-Exclusive or Store-Exclusive instruction is an instruction that has a mnemonic starting with `LDX`, `LDAX`, `STX`, or `STLX`.

If a Load-Exclusive instruction is performed to Non-cacheable or Device memory, and is to a region of memory in the *System on Chip* (SoC) that does not support exclusive accesses, it causes a Data Abort exception with a Data Fault status code of `0b110101`.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about these instructions.

Treatment of intervening store operations

When a normal store operation occurs between a Load-Exclusive and a Store-Exclusive instruction from the same core, the normal store does not produce any direct effect on the internal exclusive monitor.

After the Load-Exclusive instruction, the local monitor is in the Exclusive Access state. It remains in the Exclusive Access state after the store. It then returns to the Open Access state only after one of the following operations:

- A Store-Exclusive access
- A `CLREX` instruction
- An exception return

However, if the address that is accessed is in cacheable memory, any eviction of the cache line containing that address clears the monitor. Arm does not recommend placing any load or store instructions between the Load-Exclusive and the Store-Exclusive because these additional instructions can cause a cache eviction. Any data cache maintenance instruction can also clear the exclusive monitor.

Exclusive monitor

In the exclusive state machine, the transitions are as follows:

- If the monitor is in the Exclusive Access state, and a Store-Exclusive instruction is performed to a different address, then the Store-Exclusive fails and does not update memory.
- If a normal store is performed to a different address, it does not affect the exclusive monitor.
- If a normal store is performed from a different core to the same address, it returns the monitor to the Open Access state. If the store is from the same core, it does not return the monitor to the Open Access state.

Related information

[A.6.23 CTR_EL0, Cache Type Register](#) on page 367

7.5 Data prefetching

Data prefetching can boost execution performance by fetching data before it is needed.

Preload instructions

For cases that cannot be handled efficiently by data prefetchers, the Cortex®-A320 core supports the AArch64 prefetch memory instructions, `PRFM`.

These instructions signal to the memory system that memory accesses from a specified address are likely to occur soon. The memory system takes actions that aim to reduce the latency of memory accesses when they occur.

`PRFM` instructions perform a lookup in the cache. If they miss and the memory accesses are to a cacheable address, then a linefill starts. However, a `PRFM` instruction retires when its linefill is started, and it does not wait until the linefill is complete.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information on prefetch memory and preloading caches.

Hardware data prefetcher

The Cortex®-A320 core has a data prefetch mechanism that looks for cache line fetches with regular or repetitive patterns of data. The core includes multiple data prefetchers. If a data prefetcher detects a pattern, it signals to the memory system that memory accesses from a specified address are likely to occur soon. The memory system responds by starting new linefills to fetch the predicted addresses ahead of the demand loads. These linefills can be in the L1 data cache, or the L2 cache, depending on which cache the hardware selects.

Prefetch streams end under any of the following circumstances:

- A repetitive pattern is broken.
- A *Data Synchronization Barrier* (DSB) operation is executed.
- A *Wait for Interrupt* (WFI) or *Wait for Event* (WFE) wakeup event is executed.
- A data cache maintenance operation is committed.

The prefetcher is based on virtual addresses. It can therefore cross page boundaries as long as the new page is still cacheable and has read permission.

Data cache zero

In the Cortex®-A320 core, the *Data Cache Zero by Virtual Address* (DC ZVA) instruction sets a 64-byte block of memory, which is aligned to 64 bytes, to zero.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

8. L2 memory system

The Cortex®-A320 L2 memory system connects the Cortex®-A320 core to the *DynamlQ™ Shared Unit-120T*. It includes an optional unified L2 cache that is private to a complex.

The L2 memory system handles requests from the L1 instruction and data caches. The L2 memory system forwards responses from the system to the core. The core can then take precise or imprecise aborts, depending on the type of transaction.



The Cortex®-A320 core only supports the DSU-120T Direct connect feature to connect to the core.

For a complex with two or four cores, the L2 memory system is shared among the cores. The L2 memory system also:

- Handles coherent and non-coherent operations from cores and from associated L1 evictions.
- Handles instruction cache, *Translation Lookaside Buffer* (TLB), and predictor maintenance operations as *Distributed Virtual Memory* (DVM) messages, including broadcast operations within the complex.

The following table shows the L2 memory system features.

Table 8-1: L2 memory system features

Feature	Type
L2 cache, optional	128KB, 192KB, 256KB, 384KB, or 512KB
	8-way set associative
	Per-complex unified
	<i>Physically-Indexed, Physically-Tagged</i> (PIPT)
	Optionally protected with <i>Error Correcting Code</i> (ECC)
Cache line length	64 bytes
Cache policy	Dynamic biased cache replacement policy
	Weakly exclusive with L1 data caches
	Weakly inclusive with L1 instruction caches
Cache protection	Tag, data, and L2 data buffer RAM structures are optionally protected with ECC.
Cache partitioning	The L2 cache is too small to justify partitioning. The L2 cache stores the <i>Memory system resource Partitioning And Monitoring</i> (MPAM) information and propagates it to the L1 and the AXI interface.

8.1 Optional integrated L2 cache

You can implement the Cortex®-A320 core with or without an L2 cache.

In general, data is allocated to the L2 cache only when evicted from the L1 memory system, not when first fetched from the system. Instructions are generally allocated to the L2 cache on an L2 miss. However, there are other cases when data or instructions are allocated to the L2 cache:

- If the Write-Allocate hint is set when the L1 cache enters write-streaming mode, cacheable writes are allocated in the L2 cache until the L2 streaming threshold is reached.
- L2 cache prefetches issued by the L1 caches are allocated in the L2 cache, regardless of the Read-Allocate hint.
- If the Read-Allocate hint is set, cacheable reads from the *Translation Lookaside Buffer* (TLB) or instruction side are allocated in the L2 cache.



This list mentions the most common examples of when data might be allocated to the L2 cache, but it does not include every possible case.

Writes to a memory region that is marked as transient are not allocated to the L2 cache.

When non-temporal data is evicted from the L1 memory system, the data is sent directly to the AXI interface and is not allocated in the L2 cache. Use IMP_CPUECTLR_EL1.NTCTL to configure transient and non-temporal L1 eviction.

L2 cache RAMs are invalidated automatically at reset unless the Debug recovery mode is used.

Related information

[4.4.6 Debug recovery mode](#) on page 50

[7.2 Write streaming mode](#) on page 70

[A.4.11 IMP_CPUECTLR_EL1, CPU Extended Control Register](#) on page 256

8.2 Support for memory types

The Cortex®-A320 core simplifies coherency logic by downgrading some memory types.

Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back Cacheable is cached in the L1 data cache and the L2 cache. All other memory types are not cached.

Allocation hint

Allocation hints help to determine the rules of allocation of newly fetched lines in the system.

The standard AXI attributes are passed to the *DynamiQ™ Shared Unit-120T* with no modifications, except for translating the following architectural attributes to AXI attributes:

- Allocate hint
- Shareability
- Cacheability



Inner and Outer Cacheability is merged together, as the Cortex®-A320 core only allocates memory that is marked as both Inner and Outer cacheable.

Related information

[A.4.11 IMP_CPUECTLR_EL1, CPU Extended Control Register](#) on page 256

8.3 Transaction capabilities

The interface between the Cortex®-A320 core L2 memory system and the AXI interface provides transaction capabilities for the core.

The following table shows the maximum possible values for read, write, *Distributed Virtual Memory* (DVM) issuing, and snoop capabilities of the Cortex®-A320 core L2 cache. The table includes values for single-slice L2 cache and dual slice L2 cache configurations.

Table 8-2: Cortex®-A320 core transaction capabilities

Attribute	Maximum value	Description
Write issuing capability	20, for single slice 40, for dual slice	Maximum number of outstanding write transactions. Note: This value depends on the counting method that is used, but typical values are quoted.
Read issuing capability	12, for each core in the complex	Maximum number of outstanding read transactions.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the different memory types.

9. Direct access to internal memory

The Cortex®-A320 core provides a mechanism to read the internal memory that the L1 caches, L2 cache, and *Translation Lookaside Buffer* (TLB) structures use through **IMPLEMENTATION DEFINED** System registers. When the coherency between the cache data and the system memory data is broken, you can use this mechanism to investigate any issues.

Direct access to internal memory is available only in EL3. In all other exception levels, executing these instructions results in an Undefined Instruction exception.

Use the **IMPLEMENTATION DEFINED** system registers to select the appropriate memory block and location. The following table shows the System register operations that read the data and the information that the cache data includes.

Table 9-1: IMPLEMENTATION DEFINED System registers for accessing internal memory

Name	Access encoding	Operation	Rd
IMP_CDBGDRO_EL3	MRS <Xt>, S3_6_C15_C0_0	Store data from a preceding cache debug operation	Data
SYS_IMP_CDBG1DCTR	SYS #6, C15, C2, #0, <Xt>	Read contents of L1 data cache tag RAM	Set and way
SYS_IMP_CDBG1ICTR	SYS #6, C15, C2, #1, <Xt>	Read contents of L1 instruction cache tag RAM	Set and way
SYS_IMP_CDBG2TR0	SYS #6, C15, C2, #2, <Xt>	Read contents of L2 TLB	Set and way
SYS_IMP_CDBG2CTR	SYS #6, C15, C2, #3, <Xt>	Read contents of L2 cache tag RAM	Set and way
SYS_IMP_CDBG1DCDTR	SYS #6, C15, C2, #4, <Xt>	Read contents of L1 data cache dirty RAM	Set and way
SYS_IMP_CDBG1DCMR	SYS #6, C15, C3, #0, <Xt>	Read contents of L1 data cache <i>Memory Tagging Extension</i> (MTE) tag RAM	Set and way
SYS_IMP_CDBG2TR1	SYS #6, C15, C3, #2, <Xt>	Read contents of L2 TLB	Set and way
SYS_IMP_CDBG2CMR	SYS #6, C15, C3, #3, <Xt>	Read contents of L2 cache MTE tag RAM	Set and way
SYS_IMP_CDBG1DCDR	SYS #6, C15, C4, #0, <Xt>	Read contents of L1 data cache data RAM	Set, way, and offset
SYS_IMP_CDBG1ICDR	SYS #6, C15, C4, #1, <Xt>	Read contents of L1 instruction cache data RAM	Set, way, and offset
SYS_IMP_CDBG2TR2	SYS #6, C15, C4, #2, <Xt>	Read contents of L2 TLB	Set and way
SYS_IMP_CDBG2CDR	SYS #6, C15, C4, #3, <Xt>	Read contents of L2 cache data RAM	Set, way, and offset

9.1 L1 cache encodings

Both the L1 data and instruction caches are 4-way set associative. The size of the configured cache determines the number of sets in each way.

The encoding for locating the cache data entry for tag and data memory is set in x_n in the appropriate `sys` instruction.

To read the data from a particular RAM, write to the appropriate System register using the encoding shown in the table in [9. Direct access to internal memory](#) on page 79.

For example, to read the data from the L1 data cache tag RAM, access `IMP_CDBG1DCTR` as follows:

```
SYS #6, C15, C2, #0, <Xt>
```

To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to `IMP_CDBGDRO_EL3`.

Related information

[A.2.1 IMP_CDBGDRO_EL3, Cache Debug Data Register 0](#) on page 184

[A.12.1 SYS IMP_CDBG1DCTR, L1 Data Cache Tag Read Operation](#) on page 410

[A.12.2 SYS IMP_CDBG1ICTR, L1 Instruction Cache Tag Read Operation](#) on page 411

[A.12.5 SYS IMP_CDBG1DCDTR, L1 Data Cache Dirty Read Operation](#) on page 415

[A.12.6 SYS IMP_CDBG1DCMR, L1 Data Cache MTE Tag Read Operation](#) on page 416

[A.12.9 SYS IMP_CDBG1DCDR, L1 Data Cache Data Read Operation](#) on page 419

[A.12.10 SYS IMP_CDBG1ICDR, L1 Instruction Cache Data Read Operation](#) on page 421

9.2 L2 cache encodings

The L2 cache is 8-way set associative. The size of the configured cache determines the number of sets in each way.

The encoding that is used to locate the cache data entry for tag and data memory is set in x_n in the appropriate `sys` instruction.

To read the data from a particular RAM, write to the appropriate System register using the encoding shown in the table in [9. Direct access to internal memory](#) on page 79.

For example, to read the data from the L2 cache tag RAM, access `IMP_CDBG2CTR` as follows:

```
SYS #6, C15, C2, #3, <Xt>
```


To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to IMP_CDBGDRO_EL3.

Related information

[A.2.1 IMP_CDBGDRO_EL3, Cache Debug Data Register 0](#) on page 184

[A.12.4 SYS IMP_CDBGL2CTR, L2 Cache Tag Read Operation](#) on page 413

[A.12.8 SYS IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation](#) on page 418

[A.12.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation](#) on page 423

9.3 L2 TLB encodings

The L2 *Translation Lookaside Buffer* (TLB) is 4-way set associative for a single-core complex, 8-way set associative for a dual-core complex and 16-way set associative for a quad-core complex and is RAM-based. Individual TLB entries can be read into the data registers by executing the IMP_CDBGL2TDR operation.

The encoding that is used to locate the data for a TLB is set in x_n in the appropriate `sys` instruction.

To read the data from a particular TLB, write to the appropriate System register using the encoding shown in the table in [9. Direct access to internal memory](#) on page 79.

For example, to read bits[63:0] from the L2 TLB, access IMP_CDBGL2TRO as follows:

```
sys #6, C15, C2, #2, <xt>
```

To specify the cache line from which you want to read, use the bit description table in the System register description.

The cache tag specified is written to IMP_CDBGDRO_EL3.

Related information

[A.2.1 IMP_CDBGDRO_EL3, Cache Debug Data Register 0](#) on page 184

[A.12.3 SYS IMP_CDBGL2TRO, L2 TLB Read Operation 0](#) on page 412

[A.12.7 SYS IMP_CDBGL2TR1, L2 TLB Read Operation 1](#) on page 417

[A.12.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2](#) on page 422

10. RAS Extension support

The Cortex®-A320 core supports the *Reliability, Availability, and Serviceability* (RAS) Extension, including all extensions up to Arm®v9.2-A.

In particular, the Cortex®-A320 core supports these RAS Extension features:

- *Fault Handling Interrupts* (FHIs)
- *Error Recovery Interrupts* (ERIs)
- Poison attribute on bus transfers
- Cache protection with *Single Error Detect* (SED) parity
- Cache protection with *Single Error Correct Double Error Detect* (SECEDED) *Error Correcting Code* (ECC)
- Error Data Record registers to help software perform recovery actions
- Error injection capabilities to facilitate software and system debug
- The *Error Synchronization Barrier* (ESB) instruction to synchronize unrecoverable errors. When an `esb` instruction is executed, the core ensures that all SError interrupts that are generated by instructions before the `esb` are either taken or deferred. If the core cannot take the interrupt, it records the interrupt in the Deferred Interrupt Status Register DISR_EL1. For more information on DISR_EL1, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Each of the Cortex®-A320 core RAMs has either cache protection with SECEDED ECC or cache protection with SED parity, as defined in [10.1 Cache protection behavior](#) on page 82.

Fault detection features are included in groups within the DSU-120T DynamiQ™ cluster and the Cortex®-A320 core. Each group of fault detection features is referred to as a node. You can access each node by using either the System registers or the utility bus. The following nodes are implemented in the Cortex®-A320 core and the DSU-120T DynamiQ™ cluster:

- Node 0 includes the private L1 memory systems in the Cortex®-A320 core.
- Node 1 includes the shared L2 memory systems in the complex.

For more information on the architectural RAS Extension and the definition of a node, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

10.1 Cache protection behavior

The configuration of the *Reliability, Availability, and Serviceability* (RAS) Extension that is implemented in the Cortex®-A320 core includes cache protection. In this case, the Cortex®-A320 core protects against errors that result in a RAM bitcell holding the incorrect value.

If there are multiple single-bit errors in different RAMs, or within different protection granules within the same RAM, then the core also remains functionally correct.

If there is a double-bit error in a single RAM within the same protection granule, the behavior depends on the RAM:

- For RAMs with *Single-bit Error Correct, Double-bit Error Detect* (SECCDED) capability, the core detects, and either reports or defers the error. If the error is in a cache line containing dirty data, then that data might be lost.
- For RAMs with only *Single-bit Error Detect* (SED), the core does not detect a double-bit error, which might cause data corruption.

If there are errors that are three or more bits within the same protection granule, the core might or might not detect the errors. Whether the core detects the errors or not depends on the RAM and the position of the errors within the RAM.

The cache protection feature of the core has a minimal performance impact when no errors are present.

10.2 Error containment

The Cortex®-A320 core supports error containment for data errors. This means that detected data errors are not silently propagated. Data errors are deferred using data poisoning to ensure that you are aware of the error. Uncorrectable L1 data cache tag errors and L2 cache tag errors are not containable.

Error containment also implies support for poisoning if there is a double error on an eviction. This ensures that the error of the associated data is reported when it is consumed.

Support for the *Error Synchronization Barrier* (ESB) instruction in the core also allows further isolation of imprecise exceptions that are reported when poisoned data is consumed.

10.3 Fault detection and reporting

When the Cortex®-A320 core detects a fault, it raises a *Fault Handling Interrupt* (FHI) exception or an *Error Recovery Interrupt* (ERI) exception through the fault or the error signals. FHIs and ERIs are reflected in the *Reliability, Availability, and Serviceability* (RAS) registers, which are updated in the node that detects the errors.

Fault handling interrupts

When `ERRnCTLR.FI` is set, all detected Deferred errors, Uncorrected errors, and overflows of the corrected error counters generate an FHI. When `ERRnCTLR.CFI` is set, all detected Corrected errors also generate an FHI.

FHIs from core *n* are signaled using `nCOREFAULTIRQ[n]`.

FHIs from complex *n* are signaled using `nCOMPLEXFAULTIRQ[n]`.

Error recovery interrupts

When `ERRnCTLR.UI` is set, all detected Uncorrected errors that are not deferred generate an ERI.

ERIs from core *n* are signaled using `nCOREERRIRQ[n]`.

ERIs from complex *n* are signaled using `nCOMPLEXERRIRQ[n]`.

10.4 Error detection and reporting

When the Cortex®-A320 core consumes an error, it raises different exceptions depending on the error type.

The Cortex®-A320 core might raise:

- A *Synchronous External Abort* (SEA)
- An *Asynchronous External Abort* (AEA)
- An *Error Recovery Interrupt* (ERI)

10.4.1 Error reporting and performance monitoring

All memory errors detected by *Error Correcting Code* (ECC) or parity errors trigger the `MEMORY_ERROR` event.

The *Performance Monitoring Unit* (PMU) counters count the `MEMORY_ERROR` event if it is selected and the counter is enabled.

In Secure state, the `MEMORY_ERROR` event is counted only if `MDCR_EL3.SPME` is asserted. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for a description of `MDCR_EL3`.

Related information

[17.1 Performance monitors events](#) on page 112

10.5 Error injection

Error injection consists of inserting an error in the error detection logic to verify the error handling software.

Error injection uses the error detection and reporting registers to insert errors. The Cortex®-A320 core can inject the following error types:

Corrected errors

A *Corrected Error* (CE) is generated for a single-bit *Error Correcting Code* (ECC) error on an L1 data cache access.

Deferred errors

A *Deferred Error* (DE) is generated for a double-bit ECC error on eviction of a cache line from the L1 cache to the L2 cache or as a result of a snoop on the L1 cache.

Uncontainable errors

An *Uncontainable Error* (UC) is generated for a double-bit ECC error on the L1 dirty RAM following an eviction.

An error can be injected immediately or when a 32-bit counter reaches zero. You can control the value of the counter through the Error Pseudo-fault Generation Countdown Register, ERROPFGCDN. The value of the counter decrements on a per clock cycle basis. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about ERROPFGCDN.



Error injection is a separate source of error within the system and does not create hardware faults.

10.6 AArch64 RAS registers

The following summary table provides an overview of all RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 10-1: RAS registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERRIDR_EL1	3	0	C5	C3	0	See individual bit resets.	64-bit	Error Record ID Register
ERRSELR_EL1	3	0	C5	C3	1	See individual bit resets.	64-bit	Error Record Select Register
ERXFR_EL1	3	0	C5	C4	0	See individual bit resets.	64-bit	Selected Error Record Feature Register
ERXCTLR_EL1	3	0	C5	C4	1	See individual bit resets.	64-bit	Selected Error Record Control Register
ERXSTATUS_EL1	3	0	C5	C4	2	See individual bit resets.	64-bit	Selected Error Record Primary Status Register
ERXADDR_EL1	3	0	C5	C4	3	See individual bit resets.	64-bit	Selected Error Record Address Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERXPFGF_EL1	3	0	C5	C4	4	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Feature Register
ERXPFGCTL_EL1	3	0	C5	C4	5	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Control Register
ERXPFGCDN_EL1	3	0	C5	C4	6	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Countdown Register
ERXMISCO_EL1	3	0	C5	C5	0	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 0
ERXMISC1_EL1	3	0	C5	C5	1	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 1
ERXMISC2_EL1	3	0	C5	C5	2	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 2
ERXMISC3_EL1	3	0	C5	C5	3	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 3
DISR_EL1	3	0	C12	C1	1	See individual bit resets.	64-bit	Deferred Interrupt Status Register
VSESR_EL2	3	4	C5	C2	3	See individual bit resets.	64-bit	Virtual SError Exception Syndrome Register
VDISR_EL2	3	4	C12	C1	1	See individual bit resets.	64-bit	Virtual Deferred Interrupt Status Register (EL2)

10.7 External Complex RAS registers

The following summary table provides an overview of all memory-mapped Complex RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 10-2: Complex RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3

Offset	Name	Reset	Width	Description
0x800	ERROPFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERROPFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERROPFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	0x47710A00	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

10.8 External Core RAS registers

The following summary table provides an overview of all memory-mapped Core RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 10-3: Core RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3

Offset	Name	Reset	Width	Description
0x800	ERROPFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERROPFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERROPFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	0x47710A00	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

11. Utility bus

The utility bus provides access to control registers for various system components in the *DynamIQ™ Shared Unit-120T* and the cores within the DSU-120T DynamIQ™ cluster. The utility bus is implemented as a 64-bit AMBA AXI5 slave port, and the control registers are memory-mapped onto the utility bus.

The utility bus provides access to the following system functions in the Cortex®-A320 core:

- *Reliability, Availability, and Serviceability* (RAS) registers for the cores
- *Activity Monitor Unit* (AMU) registers in the cores
- *Maximum Power Mitigation Mechanism* (MPMM) registers in the cores



Information about the *Power Policy Unit* (PPU) registers for the cores in the cluster is provided in the *Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual*. For all other registers accessed by the utility bus, see *Utility bus* in the *Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual*.

11.1 Base addresses for system components

Each set of System registers is grouped on separate 64KB page boundaries allowing access to be enforced by a *Memory Management Unit* (MMU).

The following table shows the base addresses for each set of system component registers and what Security state they should be accessed from.



- The base address for each set of registers for the core RAS, AMU, and MPMM registers depend on the core instance number <n>, from 0 to the total number of cores in the cluster minus one.
- In the following table, any address space that is not documented is treated as **RAZ/WI**.
- The base addresses in the following table are the addresses accessed on the utility bus interface. The system interconnect typically maps these addresses into a particular address range based on the system address map. Therefore, software has to add the base address listed here onto the system address range base to get the absolute physical address of a register.

Table 11-1: Utility bus base addresses for system component registers

Base address, n is core instance number	Registers	Security state	Memory map
0x<n>9_0000	Core <n> AMU	Both	B.1 External AMU registers summary on page 475

Base address, n is core instance number	Registers	Security state	Memory map
0x<n>A_0000	Core <n> RAS	Secure	B.3 External Core RAS registers summary on page 560
0x<n>B_0000	Core <n> MPMM	Secure	B.6 External MPMM registers summary on page 706
0x<n>C_0000	Complex RAS, only if core <n> is the first core in the complex	Secure	B.2 External Complex RAS registers summary on page 505
0x<n>D_0000 - 0x<n>F_0000	Reserved	-	-



For more information on utility bus base addresses for system component registers, see the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#).

12. GIC CPU interface

The *Generic Interrupt Controller* (GIC) supports and controls interrupts. The GIC Distributor connects to the Cortex®-A320 core through a GIC CPU interface. The GIC CPU interface includes registers to mask, identify, and control the state of interrupts that are forwarded to the core.

Each core in a DSU-120T DynamIQ™ cluster has a GIC CPU interface, which connects to a common external Distributor component.

The GICv4.1 architecture implemented in the Cortex®-A320 core supports:

- Two Security states
- Secure virtualization
- *Software-Generated Interrupts* (SGIs)
- Message-based interrupts
- System register access for the CPU interface
- Interrupt masking and prioritization
- Cluster environments, including systems that contain more than eight cores
- Wakeup events in power management environments

The GIC includes interrupt grouping functionality that supports:

- Configuring each interrupt to belong to either Group 0 or Group 1, where Group 0 interrupts are always Secure
- Signaling Group 1 interrupts to the target core using either the IRQ or the FIQ exception request. Group 1 interrupts can be Secure or Non-secure
- Signaling Group 0 interrupts to the target core using the FIQ exception request only
- A unified scheme for handling the priority of Group 0 and Group 1 interrupts

See the [Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4](#) for more information about interrupt groups.

12.1 Disable the GIC CPU interface

The Cortex®-A320 core always includes the *Generic Interrupt Controller* (GIC) CPU interface. However, you can disable it to meet your requirements.

To disable the GIC CPU interface, assert the GICCDISABLE signal HIGH at reset. If you disable it this way, then you can use an external GIC IP to drive the interrupt signals (nFIQ, nIRQ). If the Cortex®-A320 core is not integrated with an external GIC interrupt Distributor component (minimum GICv3 architecture) in the system, then you must disable the GIC CPU interface.

If you disable the GIC CPU interface, then:

- The virtual input signals nVIRQ and nVFIQ and the input signals nIRQ and nFIQ can be driven by an external GIC in the SoC.
- GIC system register access generates **UNDEFINED** instruction exceptions.

**Note**

If you enable the GIC CPU interface, then you must tie off nVIRQ and nVFIQ to HIGH. This is because the GIC CPU interface generates the virtual interrupt signals to the core. The nIRQ and nFIQ signals are controlled by software, therefore there is no requirement to tie them HIGH.

See *Functional integration* in the *Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual* for more information on these signals.

12.2 AArch64 GIC system registers

The following summary table provides an overview of all GIC system registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 12-1: GIC system registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Priority Mask Register
ICV_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Priority Mask Register
ICC_IARO_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 0
ICV_IARO_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 0
ICC_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 0
ICV_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 0
ICC_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 0
ICV_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
ICC_BPRO_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICV_BPR0_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 0
ICC_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 0 Registers
ICV_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers
ICC_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 1 Registers
ICV_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers
ICC_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Interrupt Register
ICV_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Virtual Interrupt Register
ICC_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Running Priority Register
ICV_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Running Priority Register
ICC_SGI1R_EL1	3	0	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 1 Register
ICC_ASGI1R_EL1	3	0	C12	C11	6	See individual bit resets.	64-bit	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
ICC_SGI0R_EL1	3	0	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 0 Register
ICC_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 1
ICV_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 1
ICC_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 1
ICV_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 1
ICC_HPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 1
ICV_HPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1
ICC_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 1
ICV_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 1
ICC_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL1)
ICV_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Control Register
ICC_SRE_EL1	3	0	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 0 Enable Register
ICV_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 0 Enable Register
ICC_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register
ICV_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 1 Enable Register
ICH_AP0R0_EL2	3	4	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 0 Registers
ICH_AP1R0_EL2	3	4	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 1 Registers
ICC_SRE_EL2	3	4	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL2)
ICH_HCR_EL2	3	4	C12	C11	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Control Register
ICH_VTR_EL2	3	4	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller VGIC Type Register
ICH_MISR_EL2	3	4	C12	C11	2	See individual bit resets.	64-bit	Interrupt Controller Maintenance Interrupt State Register
ICH_EISR_EL2	3	4	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller End of Interrupt Status Register
ICH_ELSR_EL2	3	4	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Empty List Register Status Register
ICH_VMCR_EL2	3	4	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Machine Control Register
ICH_LR0_EL2	3	4	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR1_EL2	3	4	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR2_EL2	3	4	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR3_EL2	3	4	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICC_CTLR_EL3	3	6	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL3)
ICC_SRE_EL3	3	6	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL3)
ICC_IGRPEN1_EL3	3	6	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register (EL3)

13. Advanced SIMD and floating-point support

The Cortex®-A320 core supports the Advanced *Single Instruction Multiple Data* (SIMD) and scalar floating-point instructions in the A64 instruction set without floating-point exception trapping.

The Cortex®-A320 core floating-point implementation includes features up to Arm®v9.2-A. BFloat16 floating-point and Int8 matrix multiplication are part of these supported features.

The Cortex®-A320 core implements all operations in hardware with support for all combinations of:

- Rounding modes
- Flush-to-zero
- Default *Not a Number* (NaN) modes

The Cortex®-A320 core supports *Alternate Floating Point* behavior (FEAT_AFP), as part of Arm®v8.7-A and Arm®v9.2-A.

14. Scalable Vector Extensions support

The Cortex®-A320 core supports the *Scalable Vector Extension* (SVE) and the *Scalable Vector Extension 2* (SVE2). SVE and SVE2 are intended to complement, not replace, AArch64 Advanced *Single Instruction Multiple Data* (SIMD) and floating-point functionality.

SVE is an optional extension introduced by the Armv8.2 architecture. The key features that SVE provides are:

- Predication
- Gather-load and scatter-store
- Software-managed speculative vectorization

The Cortex®-A320 core implements a scalable vector length of 128 bits.

All the features and additions that SVE and SVE2 introduce are described in the [Arm® Architecture Reference Manual for A-profile architecture](#).

15. System control

The system registers control and provide status information for the functions that the core implements.

The main functions of the system registers are:

- System performance monitoring
- Cache configuration and management
- Overall system control and configuration
- *Memory Management Unit* (MMU) configuration and management
- *Generic Interrupt Controller* (GIC) configuration and management

The system registers are accessible in AArch64 Execution state at EL0 to EL3. Some of the system registers are accessible through the external debug interface or utility bus interface.

15.1 AArch64 Generic System Control registers

The following summary table provides an overview of all Generic System Control registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 15-1: Generic System Control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ACTLR_EL1	3	0	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL1)
RGSR_EL1	3	0	C1	C0	5	See individual bit resets.	64-bit	Random Allocation Tag Seed Register.
GCR_EL1	3	0	C1	C0	6	See individual bit resets.	64-bit	Tag Control Register.
TTBR0_EL1	3	0	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL1)
TTBR1_EL1	3	0	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL1)
TCR_EL1	3	0	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
APIAKeyLo_EL1	3	0	C2	C1	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[63:0])
APIAKeyHi_EL1	3	0	C2	C1	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[127:64])
APIBKeyLo_EL1	3	0	C2	C1	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[63:0])
APIBKeyHi_EL1	3	0	C2	C1	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[127:64])
APDAKeyLo_EL1	3	0	C2	C2	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[63:0])
APDAKeyHi_EL1	3	0	C2	C2	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[127:64])
APDBKeyLo_EL1	3	0	C2	C2	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[63:0])
APDBKeyHi_EL1	3	0	C2	C2	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[127:64])
APGAKeyLo_EL1	3	0	C2	C3	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[63:0])
APGAKeyHi_EL1	3	0	C2	C3	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[127:64])
SPSel	3	0	C4	C2	0	See individual bit resets.	64-bit	Stack Pointer Select
CurrentEL	3	0	C4	C2	2	See individual bit resets.	64-bit	Current Exception Level
PAN	3	0	C4	C2	3	See individual bit resets.	64-bit	Privileged Access Never
UAO	3	0	C4	C2	4	See individual bit resets.	64-bit	User Access Override
AFSR0_EL1	3	0	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL1)
AFSR1_EL1	3	0	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL1)
ESR_EL1	3	0	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL1)
TFSR_EL1	3	0	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL1)
TFSRE0_EL1	3	0	C5	C6	1	See individual bit resets.	64-bit	Tag Fault Status Register (EL0).
FAR_EL1	3	0	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL1)
PAR_EL1	3	0	C7	C4	0	See individual bit resets.	64-bit	Physical Address Register
MAIR_EL1	3	0	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL1)
AMAIR_EL1	3	0	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
LORSA_EL1	3	0	C10	C4	0	See individual bit resets.	64-bit	LORegion Start Address (EL1)
LOREA_EL1	3	0	C10	C4	1	See individual bit resets.	64-bit	LORegion End Address (EL1)
LORN_EL1	3	0	C10	C4	2	See individual bit resets.	64-bit	LORegion Number (EL1)
LORC_EL1	3	0	C10	C4	3	See individual bit resets.	64-bit	LORegion Control (EL1)
LORID_EL1	3	0	C10	C4	7	See individual bit resets.	64-bit	LORegionID (EL1)
VBAR_EL1	3	0	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL1)
ISR_EL1	3	0	C12	C1	0	See individual bit resets.	64-bit	Interrupt Status Register
CONTEXTIDR_EL1	3	0	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL1)
TPIDR_EL1	3	0	C13	C0	4	See individual bit resets.	64-bit	EL1 Software Thread ID Register
SCXTNUM_EL1	3	0	C13	C0	7	See individual bit resets.	64-bit	EL1 Read/Write Software Context Number
IMP_CPUACTLR_EL1	3	0	C15	C1	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR2_EL1	3	0	C15	C1	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register 2
IMP_CPUACTLR3_EL1	3	0	C15	C1	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register 3
IMP_CMPXACTLR_EL1	3	0	C15	C1	3	See individual bit resets.	64-bit	Complex Auxiliary Control Register
IMP_CPUECTLR_EL1	3	0	C15	C1	4	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CMPXECTLR_EL1	3	0	C15	C1	7	See individual bit resets.	64-bit	Complex Extended Control Register
IMP_CPUPWRCTLR_EL1	3	0	C15	C2	7	See individual bit resets.	64-bit	CPU Power Control Register
IMP_ATCR_EL1	3	0	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
AIDR_EL1	3	1	C0	C0	7	See individual bit resets.	64-bit	Auxiliary ID Register
NZCV	3	3	C4	C2	0	See individual bit resets.	64-bit	Condition Flags
DAIF	3	3	C4	C2	1	See individual bit resets.	64-bit	Interrupt Mask Bits
DIT	3	3	C4	C2	5	See individual bit resets.	64-bit	Data Independent Timing
SSBS	3	3	C4	C2	6	See individual bit resets.	64-bit	Speculative Store Bypass Safe

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TCO	3	3	C4	C2	7	See individual bit resets.	64-bit	Tag Check Override
FPCR	3	3	C4	C4	0	See individual bit resets.	64-bit	Floating-point Control Register
FPSR	3	3	C4	C4	1	See individual bit resets.	64-bit	Floating-point Status Register
TPIDR_ELO	3	3	C13	C0	2	See individual bit resets.	64-bit	ELO Read/Write Software Thread ID Register
TPIDRRO_ELO	3	3	C13	C0	3	See individual bit resets.	64-bit	ELO Read-Only Software Thread ID Register
SCXTNUM_ELO	3	3	C13	C0	7	See individual bit resets.	64-bit	ELO Read/Write Software Context Number
ACTLR_EL2	3	4	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL2)
HACR_EL2	3	4	C1	C1	7	See individual bit resets.	64-bit	Hypervisor Auxiliary Control Register
TTBRO_EL2	3	4	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL2)
TTBR1_EL2	3	4	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL2)
TCR_EL2	3	4	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL2)
VTTBR_EL2	3	4	C2	C1	0	See individual bit resets.	64-bit	Virtualization Translation Table Base Register
VTCR_EL2	3	4	C2	C1	2	See individual bit resets.	64-bit	Virtualization Translation Control Register
VSTTBR_EL2	3	4	C2	C6	0	See individual bit resets.	64-bit	Virtualization Secure Translation Table Base Register
VSTCR_EL2	3	4	C2	C6	2	See individual bit resets.	64-bit	Virtualization Secure Translation Control Register
AFSR0_EL2	3	4	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSR1_EL2	3	4	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL2)
ESR_EL2	3	4	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL2)
TFSR_EL2	3	4	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL2)
FAR_EL2	3	4	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL2)
HPFAR_EL2	3	4	C6	C0	4	See individual bit resets.	64-bit	Hypervisor IPA Fault Address Register
MAIR_EL2	3	4	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL2)
AMAIR_EL2	3	4	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
VBAR_EL2	3	4	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL2)
CONTEXTIDR_EL2	3	4	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL2)
TPIDR_EL2	3	4	C13	C0	2	See individual bit resets.	64-bit	EL2 Software Thread ID Register
SCXTNUM_EL2	3	4	C13	C0	7	See individual bit resets.	64-bit	EL2 Read/Write Software Context Number
IMP_ATCR_EL2	3	4	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	4	C15	C7	1	See individual bit resets.	64-bit	CPU Auxiliary Virtualization Translation Control Register
ACTLR_EL3	3	6	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL3)
SCR_EL3	3	6	C1	C1	0	See individual bit resets.	64-bit	Secure Configuration Register
CPTR_EL3	3	6	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL3)
MDCR_EL3	3	6	C1	C3	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
TTBRO_EL3	3	6	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL3)
TCR_EL3	3	6	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL3)
AFSR0_EL3	3	6	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL3)
AFSR1_EL3	3	6	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL3)
ESR_EL3	3	6	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL3)
TFSR_EL3	3	6	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL3)
FAR_EL3	3	6	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL3)
MAIR_EL3	3	6	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL3)
AMAIR_EL3	3	6	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
VBAR_EL3	3	6	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL3)
RVBAR_EL3	3	6	C12	C0	1	See individual bit resets.	64-bit	Reset Vector Base Address Register (if EL3 implemented)
RMR_EL3	3	6	C12	C0	2	See individual bit resets.	64-bit	Reset Management Register (EL3)
TPIDR_EL3	3	6	C13	C0	2	See individual bit resets.	64-bit	EL3 Software Thread ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SCXTNUM_EL3	3	6	C13	C0	7	See individual bit resets.	64-bit	EL3 Read/Write Software Context Number
IMP_CPUPSELR_EL3	3	6	C15	C4	0	See individual bit resets.	64-bit	Instruction Private Select Register
IMP_CPUPCR_EL3	3	6	C15	C4	1	See individual bit resets.	64-bit	Selected Instruction Private Control Register
IMP_CPUPOR_EL3	3	6	C15	C4	2	See individual bit resets.	64-bit	Selected Instruction Private Opcode Register
IMP_CPUPMR_EL3	3	6	C15	C4	3	See individual bit resets.	64-bit	Selected Instruction Private Mask Register
IMP_ATCR_EL3	3	6	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register

16. Debug

The DSU-120T DynamiQ™ cluster provides a debug system that supports both self-hosted and external debug. It has an external DebugBlock component and integrates various CoreSight debug related components.

The CoreSight debug related components are split into two groups, with some components in the DSU-120T DynamiQ™ cluster, and others in the separate DebugBlock.

The DebugBlock is a dedicated debug component in the DSU-120T, separate from the cluster. The DebugBlock operates within a separate power domain, which enables connection to a debugger to be maintained when the cores and the DSU-120T DynamiQ™ cluster are both powered down.


The connection between the cluster and the DebugBlock consists of a pair of *Advanced Peripheral Bus* (APB) interfaces, one in each direction. All debug traffic, except the authentication interface, takes place over this interface as read or write APB transactions. This debug traffic includes register reads, register writes, and *Cross Trigger Interface* (CTI) triggers.

The debug system implements the following CoreSight debug components:

- Per-core trace unit, integrated into the CoreSight subsystem
- Per-core CTI, contained in the DebugBlock
- *Cross Trigger Matrix* (CTM)
- Debug control provided by AMBA® APB interface to the DebugBlock

The following figure shows how the debug system is implemented with the DSU-120T DynamiQ™ cluster.

Figure 16-1: DebugBlock components



The primary debug APB interface on the DebugBlock controls the debug components. The APB decoder decodes the requests on this bus before they are sent to the appropriate component in the DebugBlock or in the DSU-120T DynamiQ™ cluster. The per-core CTIs are connected to a CTM.

Each core contains a debug component that the debug APB bus accesses. The cores support debug over powerdown using modules in the DebugBlock that mirror key core information. These modules allow access to debug over powerdown CoreSight™ registers while the core is powered down.

The trace unit in each core outputs trace, which is funneled in the DSU-120T DynamIQ™ cluster down to a single AMBA® 4 ATBv1.1 interface.

See *Debug* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information about the DSU-120T DynamIQ™ cluster debug components.


The Cortex®-A320 core also supports direct access to internal memory, that is, cache debug. Direct access to internal memory allows software to read the internal memory that the L1 and L2 cache and *Translation Lookaside Buffer* (TLB) structures use. See [9. Direct access to internal memory](#) on page 79 for more information.

16.1 Supported debug methods

The DSU-120T DynamIQ™ cluster along with its associated complexes and cores is part of a debug system that supports both self-hosted and external debug.

The following figure shows a typical external debug system.

Figure 16-2: External debug system



Debug host

A computer, for example a personal computer, that is running a software debugger such as the Arm® Debugger. You can use the debug host to issue high-level commands. For example, you can set a breakpoint at a certain location or examine the contents of a memory address.

Protocol converter

The debug host sends messages to the debug target using an interface such as Ethernet. However, the debug target typically implements a different interface protocol. A device such as DSTREAM is required to convert between the two protocols.

Debug target

The lowest level of the system implements system support for the protocol converter to access the debug unit. For DSU-120T based devices, the mechanism used to access the debug unit is based on the CoreSight architecture. The DSU-120T DebugBlock is accessed using an APB interface and the debug accesses are then directed to the selected

Cortex®-A320 core inside the DSU-120T DynamIQ™ cluster. An example of a debug target is a development system with a test chip or a silicon part with a Cortex®-A320 core.

Debug unit

Helps debugging software that is running on the core:

- DSU-120T and external hardware based around the core
- Operating systems
- Application software

With the debug unit, you can:

- Stop program execution.
- Examine and alter process and coprocessor state.
- Examine and alter memory and the state of the input or output peripherals.
- Restart the *Processing Element* (PE).

For self-hosted debug, the debug target runs debug monitor software that runs on the core in the DSU-120T DynamIQ™ cluster. This way, it does not require expensive interface hardware to connect a second host computer.

16.2 Debug register interfaces

The Cortex®-A320 core implements the Arm®v9.2-A Debug architecture. It also supports the Arm®v8.4-A Debug architecture and Arm®v8.3-A Debug over powerdown.

The Debug architecture defines a set of Debug registers. The Debug register interfaces provide access to these registers either from software running on the core or from an external debugger. See *Debug* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

Related information

[4.8 Debug over powerdown](#) on page 57

16.2.1 Core interfaces

All the Debug register groups are both System register based and memory-mapped. System register access allows the Cortex®-A320 core to access certain Debug registers directly.

Access to the Debug registers is partitioned as follows:

Debug

You can access the Debug register map using the *Advanced Peripheral Bus* (APB) slave port that connects into the DebugBlock of the *DynamIQ™ Shared Unit-120T*.

Performance monitoring

You can access the performance monitor registers using the APB slave port that connects into the DebugBlock of the DSU.

Activity monitoring

You can access the activity monitor registers using the utility bus interface.

Trace

You can access the trace unit registers using the APB slave port that connects into the DebugBlock of the DSU.

ELA registers

You can access the *Embedded Logic Analyzer* (ELA) registers using the APB slave port that connects into the DebugBlock of the DSU.

The ELA-600 is licensed separately. The ELA registers are still present even if the ELA configuration parameter indicates that support for the ELA is not included.



This function is memory-mapped and is not accessible using System registers.

For information on APB slave port interface, see the *Debug* chapter or the *Interfaces* section in the *Technical overview* chapter of the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#).

Related information

[A.1 AArch64 Activity Monitors registers summary](#) on page 163

[A.2 AArch64 Debug registers summary](#) on page 182

[A.9 AArch64 Performance Monitors registers summary](#) on page 373

[A.14 AArch64 Trace unit registers summary](#) on page 427

[B.1 External AMU registers summary](#) on page 475

[B.4 External Debug registers summary](#) on page 614

[B.5 External ETE registers summary](#) on page 645

[B.7 External PMU registers summary](#) on page 710

16.2.2 Effects of resets on Debug registers

Cold and Warm resets are generated within the DSU-120T DynamIQ™ cluster and have different effects on the Debug registers.

A Cold reset includes reset of the core logic and the integrated debug functionality. It initializes the core logic, including the trace unit and debug logic.

A Warm reset includes reset of the core logic but not the debug, trace unit, *Activity Monitoring Unit* (AMU) logic, or the *Reliability, Availability, and Serviceability* (RAS) registers.

16.2.3 Breakpoints and watchpoints

The Cortex®-A320 core supports six breakpoints, four watchpoints, and a standard *Debug Communications Channel* (DCC).

A breakpoint consists of a breakpoint control register and a breakpoint value register. These two registers are referred to as a *Breakpoint Register Pair* (BRP). Four of the breakpoints (BRP 0-3) match only to the *Virtual Address* (VA) and the other two (BRP 4 and 5) match against either the VA or context ID, or the *Virtual Machine Identifier* (VMID).

You can use watchpoints to stop your target when a specific memory address is accessed by your program. All the watchpoints can be linked to two breakpoints (BRP 4 and 5) to enable a memory request to be trapped in a given process context.

16.3 Debug events

A debug event can be either a software debug event or a Halting debug event.

The Cortex®-A320 core responds to a debug event in one of the following ways:

- It ignores the debug event
- It takes a debug exception
- It enters debug state

In the Cortex®-A320 core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except `DC ZVA`, and `DC IVA`, do not generate watchpoint debug events. Store exclusive instructions generate a watchpoint debug event even when the check for the control of exclusive monitor fails. Atomic `CAS` instructions generate a watchpoint debug event even when the compare operation fails.

A Cold reset sets the Debug OS Lock. For the debug events and debug register accesses to operate normally, the Debug OS Lock must be cleared.

16.4 Debug memory map and debug signals

The debug memory map and debug signals are handled at the DSU-120T DynamIQ™ cluster level.

See *Debug* and *ROM tables* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#).

16.5 ROM table

The Cortex®-A320 core includes a ROM table that contains a list of components in the system. Debuggers must use the ROM table to determine which CoreSight components are implemented.

The ROM table is a CoreSight debug related component that aids system debug along with CoreSight SoC and is for the Cortex®-A320 core. There is one ROM table for each complex and ROM tables comply with the [Arm® CoreSight™ Architecture Specification v3.0](#).

The *DynamlQ™ Shared Unit-120T* has its own ROM tables, one for the cluster and one for the DebugBlock, and has entry points in the cluster ROM table for the ROM tables belonging to each core or complex. See *ROM tables* in the [Arm® DynamlQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

Related information

[B.8 External ROM table registers summary](#) on page 785

16.6 CoreSight component identification

Each component associated with the Cortex®-A320 core has a unique set of CoreSight™ ID values. The following table shows these values.

Table 16-1: Cortex®-A320 CoreSight component identification

Component	Peripheral ID	Component ID	DevType	DevArch	Revision
Debug	0x04000BBD8F	0xB105900D	0x15	0x47709A15	rOp0
Trace unit			0x13	0x47715A13	
PMU			0x16	0x47702A16	
ROM table			0x00	0x47700AF7	

16.7 CTI register identification values

The Cortex®-A320 core *Cross Trigger Interface* (CTI) registers are located in the DebugBlock of the DSU-120T.

For the cluster and core CTI register names and descriptions, see *External CTI registers* in the *Debug* chapter of the [Arm® DynamlQ™ Shared Unit-120T Technical Reference Manual](#). Only the core CTI register peripheral ID values will differ from the cluster CTI register peripheral ID values.

The core CTI register peripheral ID values are listed in the following table.

Table 16-2: Core CTI register peripheral ID values

Register	Bitfield position	Bitfield name	Value
CTIPIDR4	[7:4]	SIZE	0b0000

Register	Bitfield position	Bitfield name	Value
	[3:0]	DES_2	0b0100
CTIPIDR3	[7:4]	REVAND	0b0000
	[3:0]	CMOD	0b0000
CTIPIDR2	[7:4]	REVISION	0b0000
	[3]	JEDEC	0b1
	[2:0]	DES_1	0b011
CTIPIDR1	[7:4]	DES_0	0b1011
	[3:0]	PART_1	0b1101
CTIPIDR0	[7:0]	PART_0	0x8F

16.8 AArch64 Debug registers

The following summary table provides an overview of all Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 16-3: Debug registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
OSDTRRX_EL1	2	0	C0	C0	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Receive
DBGBVR0_EL1	2	0	C0	C0	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR0_EL1	2	0	C0	C0	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR0_EL1	2	0	C0	C0	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR0_EL1	2	0	C0	C0	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGBVR1_EL1	2	0	C0	C1	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR1_EL1	2	0	C0	C1	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR1_EL1	2	0	C0	C1	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR1_EL1	2	0	C0	C1	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
MDCCINT_EL1	2	0	C0	C2	0	See individual bit resets.	64-bit	Monitor DCC Interrupt Enable Register
MDSCR_EL1	2	0	C0	C2	2	See individual bit resets.	64-bit	Monitor Debug System Control Register
DBGBVR2_EL1	2	0	C0	C2	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR2_EL1	2	0	C0	C2	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR2_EL1	2	0	C0	C2	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR2_EL1	2	0	C0	C2	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
OSDTRTX_EL1	2	0	C0	C3	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Transmit

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGBVR3_EL1	2	0	C0	C3	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR3_EL1	2	0	C0	C3	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR3_EL1	2	0	C0	C3	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR3_EL1	2	0	C0	C3	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGBVR4_EL1	2	0	C0	C4	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR4_EL1	2	0	C0	C4	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBVR5_EL1	2	0	C0	C5	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR5_EL1	2	0	C0	C5	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
OSECCR_EL1	2	0	C0	C6	2	See individual bit resets.	64-bit	OS Lock Exception Catch Control Register
MDRAR_EL1	2	0	C1	C0	0	See individual bit resets.	64-bit	Monitor Debug ROM Address Register
OSLAR_EL1	2	0	C1	C0	4	See individual bit resets.	64-bit	OS Lock Access Register
OSLSR_EL1	2	0	C1	C1	4	See individual bit resets.	64-bit	OS Lock Status Register
OSDLR_EL1	2	0	C1	C3	4	See individual bit resets.	64-bit	OS Double Lock Register
DBGPRCR_EL1	2	0	C1	C4	4	See individual bit resets.	64-bit	Debug Power Control Register
DBGCLAIMSET_EL1	2	0	C7	C8	6	See individual bit resets.	64-bit	Debug CLAIM Tag Set Register
DBGCLAIMCLR_EL1	2	0	C7	C9	6	See individual bit resets.	64-bit	Debug CLAIM Tag Clear Register
DBGAUTHSTATUS_EL1	2	0	C7	C14	6	See individual bit resets.	64-bit	Debug Authentication Status Register
MDCCSR_ELO	2	3	C0	C1	0	See individual bit resets.	64-bit	Monitor DCC Status Register
DBGDTR_ELO	2	3	C0	C4	0	See individual bit resets.	64-bit	Debug Data Transfer Register, half-duplex
DBGDTRRX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Receive
DBGDTRTX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Transmit
TRFCR_EL1	3	0	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL1)
MDCR_EL2	3	4	C1	C1	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL2)
TRFCR_EL2	3	4	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL2)
IMP_CDBGDR0_EL3	3	6	C15	C0	0	See individual bit resets.	64-bit	Cache Debug Data Register 0

16.9 External ROM table registers

The following summary table provides an overview of all memory-mapped ROM table registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 16-4: ROM table registers summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRY0	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x10	ROMENTRY4	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x14	ROMENTRY5	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x18	ROMENTRY6	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x1C	ROMENTRY7	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x20	ROMENTRY8	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x24	ROMENTRY9	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x28	ROMENTRY10	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x2C	ROMENTRY11	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x30	ROMENTRY12	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x34	ROMENTRY13	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xF00	ITCTRL	See individual bit resets.	32-bit	Integration Mode Control Register
0xFA0	CLAIMSET	0x00000000	32-bit	Claim Tag Set Register
0xFA4	CLAIMCLR	0x00000000	32-bit	Claim Tag Clear Register
0xFA8	DEVAFF0	See individual bit resets.	32-bit	Device Affinity Register 0
0xFAC	DEVAFF1	See individual bit resets.	32-bit	Device Affinity Register 1
0xFB0	LAR	0x00000000	32-bit	Software Lock Access Register
0xFB4	LSR	0x00000000	32-bit	Software Lock Status Register
0xFB8	AUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	DEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	DEVID2	See individual bit resets.	32-bit	Device Configuration Register 2
0xFC4	DEVID1	See individual bit resets.	32-bit	Device Configuration Register 1
0xFC8	DEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFCC	DEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	PIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	PIDR5	See individual bit resets.	32-bit	Peripheral Identification Register 5
0xFD8	PIDR6	See individual bit resets.	32-bit	Peripheral Identification Register 6
0xFDC	PIDR7	See individual bit resets.	32-bit	Peripheral Identification Register 7
0xFE0	PIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	PIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	CIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	CIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	CIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	CIDR3	See individual bit resets.	32-bit	Component Identification Register 3

17. Performance Monitors Extension support

The Cortex®-A320 core implements the Performance Monitors Extension, including Arm®v8.7-A performance monitoring features.

The Cortex®-A320 core *Performance Monitoring Unit* (PMU):

- Collects events through an event interface from other units in the design. These events are used as triggers for event counters.
- Supports cycle counters through the Performance Monitors Control Register.
- Implements PMU snapshots for context samples.
- Provides six or 20 PMU 64-bit counters that count any of the events available in the core. The absolute counts that are recorded might vary because of pipeline effects. This variation has negligible effect except in cases where the counters are enabled for a very short time.

You can program the PMU using either the System registers or the external Debug APB interface.

17.1 Performance monitors events

The Cortex®-A320 core *Performance Monitoring Unit* (PMU) collects events from other units in the design and uses numbers to reference these events.

17.1.1 Common event PMU events

The following table shows the Cortex®-A320 core performance monitors events that are generated and the numbers that the PMU uses to reference the events.

The table also shows the bit position of each event on the event bus. Event numbers that are not listed are reserved.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about these PMU events.



Unless otherwise indicated, each of these events can be exported to the trace unit and selected in accordance with the *Arm® Embedded Trace Extension*.

Table 17-1: Common event PMU events

Event number	Mnemonic	Description
0x0000	SW_INCR	<p>Instruction architecturally executed, Condition code check pass, software increment</p> <p>The counter counts each write to the AArch64-PMSWINC_ELO register, for each implemented event counter <n>:</p> <p>If AArch64-PMEVTYPER<n>_ELO.evtCount is 0x0000 then the counter counts each MSR write to AArch64-PMSWINC_ELO with bit [n] set to 1.</p> <p>If the PE performs two architecturally executed writes to the AArch64-PMSWINC_ELO register without an intervening Context Synchronization Event, then the counter is incremented twice.</p>
0x0001	L1I_CACHE_REFILL	<p>Level 1 instruction cache refill</p> <p>This event counts any instruction fetch which misses in the cache.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions • Non-cacheable accesses
0x0002	L1I_TLB_REFILL	<p>Level 1 instruction TLB refill</p> <p>This event counts any refill of the instruction L1 TLB from the L2 TLB, including refills that result in a translation fault.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • TLB maintenance instructions <p>This event counts regardless of whether the <i>Memory Management Unit</i> (MMU) is enabled</p>
0x0003	L1D_CACHE_REFILL	<p>Level 1 data cache refill</p> <p>This event counts any load or store operation or translation table walk that causes data to be read from outside the L1 cache, including accesses which do not allocate into the L1 cache.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions and prefetches • Stores of an entire cache line, even if they make a coherency request outside the L1 cache • Partial cache line writes which do not allocate into the L1 cache • Non-cacheable accesses <p>This event counts the sum of L1D_CACHE_REFILL_RD and L1D_CACHE_REFILL_WR.</p>

Event number	Mnemonic	Description
0x0004	L1D_CACHE	<p>Level 1 data cache access</p> <p>This event counts any load or store operation or translation table walk that looks up in the L1 data cache. In particular, any access that could count the L1D_CACHE_REFILL event causes this event to count.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> Cache maintenance instructions and prefetches Non-cacheable accesses <p>This event counts the sum of L1D_CACHE_RD and L1D_CACHE_WR.</p>
0x0005	L1D_TLB_REFILL	<p>Level 1 data TLB refill</p> <p>This event counts any refill of the data L1 TLB from the L2 TLB. This includes refills which result in a translation fault.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> TLB maintenance instructions <p>This event counts regardless of whether the MMU is enabled.</p>
0x0006	LD_RETIRED	<p>Instruction architecturally executed, Condition code check pass, load</p> <p>This event counts all load and prefetch instructions, including the Armv8.1-A atomic instructions, other than the ST* variants.</p>
0x0007	ST_RETIRED	<p>Instruction architecturally executed, Condition code check pass, store</p> <p>This event counts all store instructions and the Data Cache Zero by Virtual Address (DC ZVA) instruction. The event includes all the Armv8.1-A atomic instructions.</p> <p>Store-Exclusive instructions that fail are not counted.</p>
0x0008	INST_RETIRED	<p>Instruction architecturally executed</p> <p>This event counts all retired instructions, including those that fail their condition check.</p>
0x0009	EXC_TAKEN	<p>Exception taken</p> <p>The counter counts each exception taken.</p>
0x000A	EXC_RETURN	<p>Instruction architecturally executed, Condition code check pass, exception return</p> <p>The counter counts each architecturally-executed exception return instruction.</p>
0x000B	CID_WRITE_RETIRED	<p>Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR</p> <p>This event only counts writes using the CONTEXTIDR_EL1 mnemonic.</p> <p>Writes to CONTEXTIDR_EL12 and CONTEXTIDR_EL2 are not counted.</p>
0x000C	PC_WRITE_RETIRED	<p>Instruction architecturally executed, Condition code check pass, Software change of the PC</p> <p>This event counts all branches taken and popped from the branch monitor. This excludes exception entries, debug entries, and CCFAIL branches.</p>

Event number	Mnemonic	Description
0x000D	BR_IMMED_RETIRED	<p>Branch instruction architecturally executed, immediate</p> <p>This event counts all branches decoded as immediate branches, taken or not, and popped from the branch monitor.</p> <p>This excludes exception entries, debug entries, and CCFAIL branches.</p>
0x000E	BR_RETURN_RETIRED	Branch instruction architecturally executed, procedure return, taken
0x0010	BR_MIS_PRED	<p>Branch instruction speculatively executed, mispredicted or not predicted</p> <p>This event counts any predictable branch instruction that is mispredicted for either of the following reasons:</p> <ul style="list-style-type: none"> • Dynamic misprediction • The MMU is off and the branches are statically predicted not taken
0x0011	CPU_CYCLES	<p>Cycle</p> <p>The counter increments on every cycle.</p>
0x0012	BR_PRED	<p>Predictable branch instruction speculatively executed</p> <p>This event counts all predictable branches.</p>
0x0013	MEM_ACCESS	<p>Data memory access</p> <p>This event counts memory accesses due to load or store instructions.</p> <p>Memory accesses are not counted if they are caused by any of the following actions:</p> <ul style="list-style-type: none"> • Instruction fetches • Cache maintenance instructions • Translation table walks or prefetches <p>This event counts the sum of MEM_ACCESS_RD and MEM_ACCESS_WR.</p>
0x0014	L1I_CACHE	<p>Level 1 instruction cache access</p> <p>This event counts any instruction fetch which accesses the L1 instruction cache.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions • Non-cacheable accesses
0x0015	L1D_CACHE_WB	<p>Level 1 data cache write-back</p> <p>This event counts any write-back of data from the L1 data cache to L2 cache. The event counts both victim line evictions and snoops, including cache maintenance operations.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Invalidations which do not result in data being transferred out of the L1 cache • Full-line writes which write to L2 cache without writing L1 cache, such as write-streaming mode

Event number	Mnemonic	Description
0x0016	L2D_CACHE	<p>Level 2 data cache access</p> <p>If the complex is configured with a per-complex L2 cache, this event counts:</p> <ul style="list-style-type: none"> Any transaction from the L1 cache which looks up in the L2 cache Any write-back from the L1 cache to the L2 cache <p>Snoops from outside the core and cache maintenance operations are not counted.</p> <p>If the complex is not configured with a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE.</p> <p>If neither a per-complex cache or a cluster cache are configured, then this event is not implemented.</p>
0x0017	L2D_CACHE_REFILL	<p>Level 2 data cache refill</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any cacheable transaction from L1 cache which causes data to be read from outside the core. L2 cache refills that are caused by stashes into L2 cache are counted.</p> <p>If the complex is not configured with a per-complex L2 cache, this event is not implemented.</p>
0x0018	L2D_CACHE_WB	<p>Level 2 data cache write-back</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any write-back of data from the L2 cache to a location outside the complex. The event includes snoops to the L2 cache that return data, regardless of whether they cause an invalidation.</p> <p>Invalidations from the L2 that do not write data outside of the complex and snoops that return data from the L1 cache are not counted.</p> <p>If the core is not configured with a per-complex L2 cache, this event is not implemented.</p>
0x0019	BUS_ACCESS	<p>Bus access</p> <p>This event counts for every beat of data that is transferred over the data channels between the complex and the DynamIQ® Shared Unit (DSU). If both read and write data beats are transferred on a given cycle, this event is counted twice on that cycle.</p> <p>This event counts the sum of BUS_ACCESS_RD and BUS_ACCESS_WR.</p>
0x001A	MEMORY_ERROR	<p>Local memory error</p> <p>This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs.</p>
0x001B	INST_SPEC	<p>Operation speculatively executed</p> <p>This event counts issued instructions, including instructions that are later flushed due to mis-speculation.</p>

Event number	Mnemonic	Description
0x001C	TTBR_WRITE_RETIRED	<p>Instruction architecturally executed, Condition code check pass, write to TTBR</p> <p>This event only counts writes to TTBR0/TTBR1 in AArch32 and TTBR0_EL1/TTBR1_EL1 in AArch64.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Accesses to TTBR0_EL12/TTBR1_EL12 or TTBR0_EL2/TTBR1_EL2
0x001D	BUS_CYCLES	<p>Bus cycle</p> <p>This event duplicates CPU_CYCLES.</p>
0x001E	CHAIN	<p>CHAIN</p> <p>For odd-numbered counters, this event increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters, there is no increment.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0020	L2D_CACHE_ALLOCATE	<p>Level 2 data cache allocation without refill</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any full cache line write into the L2 cache that does not cause a linefill. The event includes write-backs from L1 to L2 and full-line writes that do not allocate into the L1 cache.</p> <p>If the complex is not configured with a per-complex L2 cache, this event is not implemented.</p>
0x0021	BR_RETIRED	<p>Instruction architecturally executed, branch</p> <p>Counts all branch instructions, memory-reading and data-processing instructions that explicitly write to the PC, at retirement.</p>
0x0022	BR_MIS_PRED_RETIRED	<p>Branch instruction architecturally executed, mispredicted</p> <p>The counter counts all instructions counted by BR_RETIRED that were not correctly predicted.</p>
0x0023	STALL_FRONTEND	<p>No operation sent for execution due to the frontend</p> <p>The counter counts on any cycle when no operations are issued due to the instruction queue being empty.</p>
0x0024	STALL_BACKEND	<p>No operation sent for execution due to the backend</p> <p>The counter counts on any cycle when no operations are issued due to a pipeline stall.</p>
0x0025	L1D_TLB	<p>Level 1 data TLB access</p> <p>This event counts any load or store operation which accesses the L1 data TLB. If both a load and a store are executed on a cycle, this event counts twice.</p> <p>This event counts regardless of whether the MMU is enabled.</p>

Event number	Mnemonic	Description
0x0026	L1I_TLB	<p>Level 1 instruction TLB access</p> <p>This event counts any instruction fetch which accesses the instruction L1 TLB.</p> <p>This event counts regardless of whether the MMU is enabled.</p>
0x002D	L2D_TLB_REFILL	<p>Level 2 data TLB refill</p> <p>This event counts on any refill of the L2 TLB, caused by either an instruction or data access.</p> <p>This event does not count if the MMU is disabled.</p>
0x002F	L2D_TLB	<p>Level 2 data TLB access</p> <p>Attributable Level 2 unified TLB access.</p> <p>This event counts on any access to the L2 TLB that is caused by a refill of any of the L1 TLBs.</p> <p>This event does not count if the MMU is disabled.</p>
0x0034	DTLB_WALK	<p>Data TLB access with at least one translation table walk</p> <p>This event counts on any data access which causes L2D_TLB_REFILL to count.</p>
0x0035	ITLB_WALK	<p>Instruction TLB access with at least one translation table walk</p> <p>This event counts on any instruction access which causes L2D_TLB_REFILL to count.</p>
0x0036	LL_CACHE_RD	<p>Last level cache access, read</p> <p>If IMP_CPUCTLR_EL1.EXTLLC is set, this event counts any cacheable read transaction that returns a data source of "interconnect cache".</p> <p>If IMP_CPUCTLR_EL1.EXTLLC is not set, this event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented in the cluster. That is:</p> <ul style="list-style-type: none"> L2D_CACHE_RD, if only one of these caches are implemented L1D_CACHE_RD if neither is implemented.
0x0037	LL_CACHE_MISS_RD	<p>Last level cache miss, read</p> <p>If IMP_CPUCTLR_EL1.EXTLLC is set, this event counts any cacheable read transaction that returns a data source of "DRAM", "remote", or "inter-cluster peer".</p> <p>If IMP_CPUCTLR_EL1.EXTLLC is not set, this event is a duplicate of the event that corresponds to the last level of cache implemented in the cluster. Therefore, this event is a duplicate of:</p> <ul style="list-style-type: none"> L2D_CACHE_REFILL_RD, if only one is implemented L1D_CACHE_REFILL_RD, if neither is implemented
0x0038	REMOTE_ACCESS_RD	<p>Access to another socket in a multi-socket system, read</p> <p>This event counts any read transaction that returns a data source of "remote".</p>

Event number	Mnemonic	Description
0x0039	L1D_CACHE_LMISS_RD	<p>Level 1 data cache long-latency read miss</p> <p>This event counts each memory read access counted by L1D_CACHE that incurs additional latency because it returns data from outside the L1 data or unified cache of this <i>Processing Element</i> (PE).</p>
0x003A	OP_RETIRED	<p>Micro-operation architecturally executed</p> <p>The counter counts each operation counted by OP_SPEC that would be executed in a Simple sequential execution of the program.</p>
0x003B	OP_SPEC	<p>Micro-operation speculatively executed</p> <p>The counter counts the number of operations executed by the PE, including those that are executed speculatively and would not be executed in a Simple sequential execution of the program.</p>
0x003C	STALL	<p>No operation sent for execution</p> <p>This event counts every Attributable cycle on which no Attributable instruction or operation was sent for execution on this PE.</p>
0x003D	STALL_SLOT_BACKEND	<p>No operation sent for execution on a Slot due to the backend</p> <p>This event counts each Slot counted by STALL_SLOT where no Attributable instruction or operation was sent for execution because the backend is unable to accept one of:</p> <ul style="list-style-type: none"> • The instruction operation available for the PE on the Slot • Any operations on the Slot
0x003E	STALL_SLOT_FRONTEND	<p>No operation sent for execution on a Slot due to the frontend</p> <p>This event counts each Slot counted by STALL_SLOT where no Attributable instruction or operation was sent for execution because there was no Attributable instruction or operation available to issue from the PE from the frontend for the Slot.</p>
0x003F	STALL_SLOT	<p>No operation sent for execution on a Slot</p> <p>This event counts on each Attributable cycle the number of instruction or operation Slots that were not occupied by an instruction or operation Attributable to the PE.</p>
0x0040	L1D_CACHE_RD	<p>Level 1 data cache access, read</p> <p>This event counts any load operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL_RD event causes this event to count.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions and prefetches • Non-cacheable accesses <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0041	L1D_CACHE_WR	<p>Level 1 data cache access, write</p> <p>Counts any store operation which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions and prefetches • Non-cacheable accesses <p>Note: This event is not exported to the trace unit.</p>
0x0042	L1D_CACHE_REFILL_RD	<p>Level 1 data cache refill, read</p> <p>This event counts any load operation or translation table walk access which causes data to be read from outside the L1 data cache, including accesses which do not allocate into the L1 cache.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions and prefetches • Non-cacheable accesses <p>Note: This event is not exported to the trace unit.</p>
0x0043	L1D_CACHE_REFILL_WR	<p>Level 1 data cache refill, write</p> <p>This event counts any store operation which causes data to be read from outside the L1 data cache, including accesses which do not allocate into L1 cache.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Cache maintenance instructions and prefetches. • Stores of an entire cache line, even if they make a coherency request outside the L1 cache • Partial cache line writes which do not allocate into the L1 cache • Non-cacheable accesses <p>Note: This event is not exported to the trace unit.</p>
0x0044	L1D_CACHE_REFILL_INNER	<p>Level 1 data cache refill, inner</p> <p>This event counts any L1 data cache linefill, as counted by L1D_CACHE_REFILL, that hits in the L2 cache, or another core in the cluster.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0045	L1D_CACHE_REFILL_OUTER	<p>Level 1 data cache refill, outer</p> <p>This event counts any L1 data cache linefill (as counted by L1D_CACHE_REFILL) that does not hit in the L2 cache, or another core in the cluster, and instead obtains data from outside the cluster.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0050	L2D_CACHE_RD	<p>Level 2 data cache access, read</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any read transaction from the L1 cache that looks up in the L2 cache. Snoops from outside the complex are not counted.</p> <p>If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_RD.</p> <p>If neither a per-complex cache or a cluster cache is configured, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0051	L2D_CACHE_WR	<p>Level 2 data cache access, write</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any write transaction from the L1 cache that looks up in the L2 cache or any write-back from L1 cache that allocates into the L2 cache. Snoops from outside the complex are not counted.</p> <p>If the complex is configured without a per-complex L2 cache, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0052	L2D_CACHE_REFILL_RD	<p>Level 2 data cache refill, read</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any cacheable read transaction from L1 cache that causes data to be read from outside the complex. L2 cache refills caused by stashes into L2 are not counted. Transactions such as ReadUnique are counted here as read transactions, even though they can be generated by store instructions.</p> <p>If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_REFILL_RD.</p> <p>If neither a per-complex cache or a cluster cache is configured, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0053	L2D_CACHE_REFILL_WR	<p>Level 2 data cache refill, write</p> <p>If the complex is configured with a per-complex L2 cache, this event counts any write transaction from L1 cache that causes data to be read from outside the complex. L2 cache refills caused by stashes into L2 are not counted. Transactions such as ReadUnique are not counted as write transactions.</p> <p>If the complex is configured without a per-core L2 cache, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0060	BUS_ACCESS_RD	<p>Bus access, read</p> <p>This event counts for every beat of data that is transferred over the read data channel between the complex and the DSU.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0061	BUS_ACCESS_WR	<p>Bus access, write</p> <p>This event counts for every beat of data that is transferred over the write data channel between the complex and the DSU.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0066	MEM_ACCESS_RD	<p>Data memory access, read</p> <p>This event counts memory accesses due to load instructions. The following instructions are not counted:</p> <ul style="list-style-type: none"> • Instruction fetches • Cache maintenance instructions • Translation table walks • Prefetches <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0067	MEM_ACCESS_WR	<p>Data memory access, write</p> <p>This event counts memory accesses due to store instructions.</p> <p>The following instructions are not counted:</p> <ul style="list-style-type: none"> • Instruction fetches • Cache maintenance instructions • Translation table walks • Prefetches <p>Note: This event is not exported to the trace unit.</p>
0x006E	STREX_FAIL_SPEC	<p>Exclusive operation speculatively executed, Store-Exclusive fail</p> <p>The counter counts Store-Exclusive instructions speculatively executed that fail to complete a write.</p> <p>Note: This event is not exported to the trace unit.</p>
0x006F	STREX_SPEC	<p>Exclusive operation speculatively executed, Store-Exclusive</p> <p>The counter counts Store-Exclusive instructions speculatively executed.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0070	LD_SPEC	<p>Operation speculatively executed, load</p> <p>Note: This event is not exported to the trace unit.</p>
0x0071	ST_SPEC	<p>Operation speculatively executed, store</p> <p>Note: This event is not exported to the trace unit.</p>
0x0072	LDST_SPEC	<p>Operation speculatively executed, load or store</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0073	DP_SPEC	<p>Operation speculatively executed, integer data processing</p> <p>This event counts retired integer data-processing instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0074	ASE_SPEC	<p>Operation speculatively executed, Advanced SIMD</p> <p>This event counts retired Advanced SIMD instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0075	VFP_SPEC	<p>Operation speculatively executed, scalar floating-point</p> <p>This event counts retired floating-point instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0076	PC_WRITE_SPEC	<p>Operation speculatively executed, Software change of the PC</p> <p>This event counts retired branch instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0077	CRYPTO_SPEC	<p>Operation speculatively executed, Cryptographic instruction</p> <p>This event counts retired Cryptographic instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0078	BR_IMMED_SPEC	<p>Branch speculatively executed, immediate branch</p> <p>This event duplicates BR_IMMED_RETIRED.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0079	BR_RETURN_SPEC	<p>Branch speculatively executed, procedure return</p> <p>This event duplicates BR_RETURN_RETIRED.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x007A	BR_INDIRECT_SPEC	<p>Branch speculatively executed, indirect branch</p> <p>The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0086	EXC_IRQ	<p>Exception taken, IRQ</p> <p>Note: This event is not exported to the trace unit.</p>
0x0087	EXC_FIQ	<p>Exception taken, FIQ</p> <p>Note: This event is not exported to the trace unit.</p>
0x4005	STALL_BACKEND_MEM	<p>Memory stall cycles</p> <p>The counter counts each cycle counted by STALL_BACKEND_MEMBOUND where there is a demand data miss in the last level of cache within the PE clock domain or a non-cacheable data access in progress.</p> <p>If the complex is configured with a per-complex L2 cache, this event is based on L2 cache misses.</p> <p>If the complex is not configured with a per-complex L2 cache, this event is based on L1 data cache misses.</p>
0x4006	L1I_CACHE_LMISS	<p>Level 1 instruction cache long-latency miss</p> <p>The counter counts each access counted by L1I_CACHE that incurs additional latency because it returns instructions from outside the L1 instruction cache.</p>
0x4009	L2D_CACHE_LMISS_RD	<p>Level 2 data cache long-latency read miss</p> <p>If the complex is not configured with a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_LMISS_RD.</p> <p>If neither a per-complex cache or a cluster cache are configured, then this event is not implemented.</p>
0x400C	TRB_WRAP	<p>Trace buffer current write pointer wrapped</p> <p>The event is generated each time the current write pointer is wrapped to the base pointer.</p>

Event number	Mnemonic	Description
0x400D	PMU_OVFS	<p>PMU overflow, counters accessible to EL1 and EL0</p> <p>This event is generated each time an event causes a PMEVCTNR<n>_EL1 counter overflow when PMINTENSET_EL1[n] is set to 1, for each implemented PMU counter n in the range $0 \leq n < \text{UInt}(\text{MDCR_EL2.HPMN})$, and the Cycle Counter ($n = 31$)</p> <p>Note: This event is exported to the trace unit, but cannot be counted in the PMU.</p>
0x400E	TRB_TRIG	<p>Trace buffer Trigger Event</p> <p>The event is generated when a Trace Buffer Extension Trigger Event occurs.</p>
0x400F	PMU_HOVFS	<p>PMU overflow, counters reserved for use by EL2</p> <p>The event is generated each time an event causes a PMEVCTNR<n>_EL1 counter overflow when PMINTENSET_EL1[n] is set to 1, for each implemented PMU counter n in the range $\text{UInt}(\text{MDCR_EL2.HPMN}) \leq n < \text{UInt}(\text{PMCR_EL0.N})$. The event is not transmitted to a PE Trace Unit while TRCFR_EL2.E2TRE == 0b0.</p> <p>Note: This event is exported to the trace unit, but cannot be counted in the PMU.</p>
0x4010	TRCEXTOUT0	<p>Trace unit external output 0</p> <p>The event is generated each time an event is signaled by ETE external event 0.</p> <p>Note: This event is not exported to the trace unit.</p>
0x4011	TRCEXTOUT1	<p>Trace unit external output 1</p> <p>The event is generated each time an event is signaled by ETE external event 1.</p> <p>Note: This event is not exported to the trace unit.</p>
0x4012	TRCEXTOUT2	<p>Trace unit external output 2</p> <p>The event is generated each time an event is signaled by ETE external event 2.</p> <p>Note: This event is not exported to the trace unit.</p>
0x4013	TRCEXTOUT3	<p>Trace unit external output 3</p> <p>The event is generated each time an event is signaled by ETE external event 3.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x4018	CTI_TRIGOUT4	Cross-trigger Interface output trigger 4 The event is generated each time an event is signaled on CTI output trigger 4.
0x4019	CTI_TRIGOUT5	Cross-trigger Interface output trigger 5 The event is generated each time an event is signaled on CTI output trigger 5.
0x401A	CTI_TRIGOUT6	Cross-trigger Interface output trigger 6 The event is generated each time an event is signaled on CTI output trigger 6.
0x401B	CTI_TRIGOUT7	Cross-trigger Interface output trigger 7 The event is generated each time an event is signaled on CTI output trigger 7.
0x4020	LDST_ALIGN_LAT	Access with additional latency from alignment The counter counts each access counted by MEM_ACCESS that, due to the alignment of the address and size of data being accessed, incurred additional latency.
0x4021	LD_ALIGN_LAT	Load with additional latency from alignment The counter counts each Memory-read operation counted by LDST_ALIGN_LAT.
0x4022	ST_ALIGN_LAT	Store with additional latency from alignment The counter counts each Memory-write operation counted by LDST_ALIGN_LAT.
0x4024	MEM_ACCESS_CHECKED	Checked data memory access The counter counts each memory access counted by MEM_ACCESS that is checked by the <i>Memory Tagging Extension</i> (MTE).
0x4025	MEM_ACCESS_RD_CHECKED	Checked data memory access, read The counter counts each Memory-read operation counted by MEM_ACCESS_CHECKED.
0x4026	MEM_ACCESS_WR_CHECKED	Checked data memory access, write The counter counts each Memory-write operation counted by MEM_ACCESS_CHECKED.
0x8002	SVE_INST_RETIRED	Instruction architecturally executed, SVE The counter counts architecturally executed SVE instructions.
0x8006	SVE_INST_SPEC	Operation speculatively executed, SVE, including load and store The counter counts speculatively executed operations due to SVE instructions.
0x8014	FP_HP_SPEC	Floating-point operation speculatively executed, half precision
0x8018	FP_SP_SPEC	Floating-point operation speculatively executed, single precision
0x801C	FP_DP_SPEC	Floating-point operation speculatively executed, double precision
0x80E3	ASE_SVE_INT8_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 8-bit
0x80E7	ASE_SVE_INT16_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 16-bit
0x80EB	ASE_SVE_INT32_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 32-bit
0x80EF	ASE_SVE_INT64_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 64-bit
0x810C	BR_INDNR_TAKEN_RETIRED	Branch instruction architecturally executed, indirect excluding procedure return, taken

Event number	Mnemonic	Description
0x8110	BR_IMMED_PRED_RETIRE	Branch instruction architecturally executed, predicted immediate
0x8111	BR_IMMED_MIS_PRED_RETIRE	Branch instruction architecturally executed, mispredicted immediate
0x8114	BR_RETURN_PRED_RETIRE	Branch instruction architecturally executed, predicted procedure return
0x8115	BR_RETURN_MIS_PRED_RETIRE	Branch instruction architecturally executed, mispredicted procedure return
0x8116	BR_INDNR_PRED_RETIRE	Branch instruction architecturally executed, predicted indirect excluding procedure return
0x8117	BR_INDNR_MIS_PRED_RETIRE	Branch instruction architecturally executed, mispredicted indirect excluding procedure return
0x811C	BR_PRED_RETIRE	Branch instruction architecturally executed, predicted branch
0x811D	BR_IND_RETIRE	Instruction architecturally executed, indirect branch
0x8120	INST_FETCH_PERCYC	Event in progress, INST_FETCH
0x8121	MEM_ACCESS_RD_PERCYC	Event in progress, MEM_ACCESS_RD
0x8124	INST_FETCH	Instruction memory access
0x8125	BUS_REQ_RD_PERCYC	Bus read transactions in progress
0x8128	DTLB_WALK_PERCYC	Event in progress, DTLB_WALK
0x8129	ITLB_WALK_PERCYC	Event in progress, ITLB_WALK
0x8134	DTLB_HWUPD	Data TLB hardware update of translation table
0x8135	ITLB_HWUPD	Instruction TLB hardware update of translation table
0x8136	DTLB_STEP	Data TLB translation table walk, step
0x8137	ITLB_STEP	Instruction TLB translation table walk, step
0x8138	DTLB_WALK_LARGE	Data TLB large page translation table walk Large page is defined as greater than 64KB
0x8139	ITLB_WALK_LARGE	Instruction TLB large page translation table walk Large page is defined as greater than 64KB
0x813A	DTLB_WALK_SMALL	Data TLB small page translation table walk Small page is defined as less than or equal to 64KB
0x813B	ITLB_WALK_SMALL	Instruction TLB small page translation table walk Small page is defined as less than or equal to 64KB
0x813C	DTLB_WALK_RW	Data TLB demand access with at least one translation table walk
0x8154	L1D_CACHE_HWPRF	Level 1 data cache hardware prefetch
0x8155	L2D_CACHE_HWPRF	Level 2 data cache hardware prefetch If the complex is not configured with a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_CACHE_HWPRF. If neither a per-complex cache or a cluster cache are configured, then this event is not implemented.

Event number	Mnemonic	Description
0x8158	STALL_FRONTEND_MEMBOUND	<p>Frontend stall cycles, memory bound</p> <p>The counter counts each cycle counted by STALL_FRONTEND when no instructions are delivered from the memory system.</p> <p>This includes the cycles counted by STALL_FRONTEND_L1I, STALL_FRONTEND_MEM and STALL_FRONTEND_TLB.</p>
0x8159	STALL_FRONTEND_L1I	<p>Frontend stall cycles, level 1 instruction cache</p> <p>The counter counts each cycle counted by STALL_FRONTEND_MEMBOUND when there is a demand instruction miss in the L1 instruction cache.</p> <p>If the complex is configured with a per-complex L2 cache, this event does not count if STALL_FRONTEND_MEM counts.</p> <p>If the complex is not configured with a per-complex L2 cache, this event is not implemented.</p>
0x815B	STALL_FRONTEND_MEM	<p>Frontend stall cycles, last level PE cache or memory</p> <p>The counter counts each cycle counted by STALL_FRONTEND_MEMBOUND when there is a demand instruction miss in the last level of cache within the PE clock domain or a non-cacheable instruction fetch in progress.</p> <p>If the complex is configured with a per-complex L2 cache, this event is based on L2 cache misses.</p> <p>If the complex is not configured with a per-complex L2 cache, this event is based on L1 instruction cache misses.</p>
0x815C	STALL_FRONTEND_TLB	<p>Frontend stall cycles, TLB</p> <p>The counter counts each cycle counted by STALL_FRONTEND_MEMBOUND when there is a demand instruction miss in the L1 instruction TLB</p>
0x8160	STALL_FRONTEND_CPUBOUND	<p>Frontend stall cycles, processor bound</p> <p>The counter counts each cycle counted by STALL_FRONTEND when the frontend is stalled on a frontend processor resource, not including memory.</p> <p>This includes the cycles counted by STALL_FRONTEND_FLOW and STALL_FRONTEND_FLUSH.</p>
0x8161	STALL_FRONTEND_FLOW	<p>Frontend stall cycles, flow control</p> <p>The counter counts each cycle counted by STALL_FRONTEND_CPUBOUND when the frontend is stalled on unavailability of prediction flow resources.</p>
0x8162	STALL_FRONTEND_FLUSH	<p>Frontend stall cycles, flush recovery</p> <p>The counter counts each cycle counted by STALL_FRONTEND_CPUBOUND when the frontend is recovering from a flush</p>

Event number	Mnemonic	Description
0x8164	STALL_BACKEND_MEMBOUND	Backend stall cycles, memory bound The counter counts each cycle counted by STALL_BACKEND when the backend is waiting for a memory access to complete. This includes the cycles counted by STALL_BACKEND_L1D, STALL_BACKEND_MEM, STALL_BACKEND_ST and STALL_BACKEND_TLB.
0x8165	STALL_BACKEND_L1D	Backend stall cycles, level 1 data cache The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when there is a demand data miss in the L1 data cache. If the complex is configured with a per-complex L2 cache, this event does not count if STALL_BACKEND_MEM counts. If the complex is not configured with a per-complex L2 cache, this event is not implemented.
0x8167	STALL_BACKEND_TLB	Backend stall cycles, TLB The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when there is a demand data miss in the L1 data TLB.
0x8168	STALL_BACKEND_ST	Backend stall cycles, store The counter counts each cycle counted by STALL_BACKEND_MEMBOUND when the backend is stalled waiting for a store.
0x816B	STALL_BACKEND_BUSY	Backend stall cycles, backend busy The counter counts each cycle counted by STALL_BACKEND when operations are available from the frontend but the backend is not able to accept an operation because an execution unit is busy.
0x816C	STALL_BACKEND_ILOCK	Backend stall cycles, input dependency The counter counts each cycle counted by STALL_BACKEND when operations are available from the frontend but at least one is not ready to be sent to the backend because of an input dependency.
0x818D	BUS_REQ_RD	Bus request, read
0x81BC	L1D_CACHE_REFILL_HWPRF	Level 1 data cache refill, hardware prefetch
0x81BD	L2D_CACHE_REFILL_HWPRF	Level 2 data cache refill, hardware prefetch

17.1.2 IMPLEMENTATION DEFINED performance monitors events

The Cortex®-A320 core *Performance Monitoring Unit* (PMU) collects **IMPLEMENTATION DEFINED** events.

The following table shows the **IMPLEMENTATION DEFINED** performance monitors events. These events are not exported to the trace unit.

The table also shows the bit position of each event on the event bus. Event numbers that are not listed are reserved.

Table 17-2: Arm IMPLEMENTATION DEFINED PMU events

Event number	Mnemonic	Description
0x00C3	L2D_WS_MODE	<p>L2 cache write streaming mode</p> <p>If the complex is configured with a per-complex L2 cache, this event counts for each cycle where the core is in write streaming mode and is not allocating writes into the L2 cache.</p> <p>If the complex is configured without a per-complex L2 cache, this event counts the cluster cache event, as defined by L3D_WS_MODE.</p> <p>If neither a per-complex cache or a cluster cache is configured, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00C4	L1D_WS_MODE_ENTRY	<p>L1 data cache entering write streaming mode</p> <p>This event counts for each entry into write streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00C5	L1D_WS_MODE	<p>L1 data cache write streaming mode</p> <p>This event counts for each cycle where the core is in write streaming mode and is not allocating writes into the L1 data cache.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00C8	LL_WS_MODE	<p>Last level cache write streaming mode</p> <p>If IMP_CPUECTLR_EL1.EXTLLC is set, this event counts for each cycle where the core is in write streaming mode and is not allocating writes into the system cache.</p> <ul style="list-style-type: none"> L2D_WS_MODE, if per-complex L2 cache is implemented. L1D_WS_MODE, if per-complex L2 cache is not implemented. <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x00D0	L2D_WALK_TLB	<p>L2 TLB walk cache access</p> <p>This event does not count if the MMU is disabled.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00D1	L2D_WALK_TLB_REFILL	<p>L2 TLB walk cache refill</p> <p>This event does not count if the MMU is disabled.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00D4	L2D_S2_TLB	<p>L2 TLB IPA cache access</p> <p>This event counts on each access to the IPA cache.</p> <p>If a single translation table walk needs to make multiple accesses to the IPA cache, each access is counted.</p> <p>If stage 2 translation is disabled, this event does not count.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00D5	L2D_S2_TLB_REFILL	<p>L2 TLB IPA cache refill</p> <p>This event counts on each refill of the IPA cache.</p> <p>If a single translation table walk needs to make multiple accesses to the IPA cache, each access that causes a refill is counted.</p> <p>If stage 2 translation is disabled, this event does not count.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00D6	L2D_CACHE_STASH_DROPPED	<p>L2 cache stash dropped</p> <p>This event counts on each stash request that is received from the interconnect or the Accelerator Coherency Port (ACP), that targets L2 and is dropped due to lack of buffer space to hold the request.</p> <p>If the core is not configured with a per-complex L2 cache, this event is not implemented.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x00D7	L1D_TLB_REFILL_ETS	<p>L1D TLB refill due to ETS replay</p> <p>This event counts any refill counted by L1D_TLB_REFILL due to ETS replay.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00DA	L2D_CACHE_REFILL_HWPRF_SPATIAL	<p>L2 cache refill due to L2 spatial prefetcher</p> <p>This event counts any refill counted by L2D_CACHE_REFILL_HWPRF caused by L2 spatial prefetcher.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00DD	L2D_CACHE_REFILL_HWPRF_TLBD	<p>L2 cache refill due to L2 TLB prefetcher</p> <p>This event counts any refill counted by L2D_CACHE_REFILL_HWPRF caused by the L2 TLB prefetcher.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00DE	L2D_CACHE_REFILL_HWPRF_STRIDE	<p>L2 cache access due to L2 stride prefetcher</p> <p>This event counts any access counted by L2D_CACHE_REFILL_HWPRF caused by the L2 stride prefetcher.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00E5	STALL_BACKEND_ILOCK_ADDR	<p>No operation issued due to the backend, input dependency, address</p> <p>This event counts every cycle counted by STALL_BACKEND_ILOCK, where there is an input dependency on an address operand. This type of interlock is caused by a load/store instruction waiting for data to calculate the address.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00E6	STALL_BACKEND_ILOCK_VPU	<p>No operation issued due to the backend, input dependency, Vector Processing Unit (VPU).</p> <p>This event counts every cycle counted by STALL_BACKEND_ILOCK, where there is an input dependency on a vector or predicate register.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x00ED	STALL_BACKEND_BUSY_VPU_HAZARD	<p>No operation issued due to the backend, VPU hazard.</p> <p>This event counts cycles where the core stalls due to contention for the VPU with the other core.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00EE	STALL_SLOT_BACKEND_ILOCK	<p>No operation sent for execution on a Slot due to the backend, input dependency</p> <p>For each cycle, this event counts each dispatch slot that does not issue due to an interlock.</p> <p>Note: This event is not exported to the trace unit.</p>
0x00F0	INST_SPEC_LDST_NUKE	<p>Instruction re-executed, read-after-read hazard</p> <p>This event counts each instruction which re-executes due to read-after-read hazard</p> <p>Note: This event is not exported to the trace unit.</p>
0x82FA	DTLB_WALK_HWPRF	<p>Data TLB access, hardware prefetcher</p> <p>This event counts any access counted by DTLB_WALK that is due to a hardware prefetch</p>

17.2 Performance monitors interrupts

The *Performance Monitoring Unit* (PMU) can be configured to generate an interrupt when one or more of the counters overflow.

When the PMU generates an interrupt, the nPMUIRQ[n] output is driven LOW.

See *Performance Monitors Extension support* in the [Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual](#) for more information.

17.3 External register access permissions

The Cortex®-A320 core supports access to the *Performance Monitoring Unit* (PMU) registers from the system register interface and a memory-mapped interface.

Access to a register depends on:

- Whether the core is powered up

- The state of the OS Lock
- The state of External Performance Monitors Access Disable

The behavior is specific to each register and is not described in this manual. For a detailed description of these features and their effects on the registers, see the [Arm® Architecture Reference Manual for A-profile architecture](#). The register descriptions provided in this manual describe whether each register is read/write or read-only.

17.4 AArch64 Performance Monitors registers

The following summary table provides an overview of all Performance Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 17-3: Performance Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMINTENSET_EL1	3	0	C9	C14	1	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
PMINTENCLR_EL1	3	0	C9	C14	2	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
PMMIR_EL1	3	0	C9	C14	6	See individual bit resets.	64-bit	Performance Monitors Machine Identification Register
PMCR_ELO	3	3	C9	C12	0	See individual bit resets.	64-bit	Performance Monitors Control Register
PMCNTENSET_ELO	3	3	C9	C12	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
PMCNTENCLR_ELO	3	3	C9	C12	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
PMOVSCLR_ELO	3	3	C9	C12	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
PMSWINC_ELO	3	3	C9	C12	4	See individual bit resets.	64-bit	Performance Monitors Software Increment Register
PMSELR_ELO	3	3	C9	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
PMCEID0_ELO	3	3	C9	C12	6	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0
PMCEID1_ELO	3	3	C9	C12	7	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMCCNTR_ELO	3	3	C9	C13	0	See individual bit resets.	64-bit	Performance Monitors Cycle Count Register
PMXEVTYPER_ELO	3	3	C9	C13	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register
PMXVCNTR_ELO	3	3	C9	C13	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register
PMUSERENR_ELO	3	3	C9	C14	0	See individual bit resets.	64-bit	Performance Monitors User Enable Register
PMOVSSET_ELO	3	3	C9	C14	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
PMEVCNTR0_ELO	3	3	C14	C8	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR1_ELO	3	3	C14	C8	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR2_ELO	3	3	C14	C8	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR3_ELO	3	3	C14	C8	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR4_ELO	3	3	C14	C8	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR5_ELO	3	3	C14	C8	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR6_ELO	3	3	C14	C8	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR7_ELO	3	3	C14	C8	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR8_ELO	3	3	C14	C9	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR9_ELO	3	3	C14	C9	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR10_ELO	3	3	C14	C9	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR11_ELO	3	3	C14	C9	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR12_ELO	3	3	C14	C9	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR13_ELO	3	3	C14	C9	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR14_ELO	3	3	C14	C9	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR15_ELO	3	3	C14	C9	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR16_ELO	3	3	C14	C10	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR17_ELO	3	3	C14	C10	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVCNTR18_ELO	3	3	C14	C10	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR19_ELO	3	3	C14	C10	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVTYPER0_ELO	3	3	C14	C12	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER1_ELO	3	3	C14	C12	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER2_ELO	3	3	C14	C12	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER3_ELO	3	3	C14	C12	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER4_ELO	3	3	C14	C12	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER5_ELO	3	3	C14	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER6_ELO	3	3	C14	C12	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER7_ELO	3	3	C14	C12	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER8_ELO	3	3	C14	C13	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER9_ELO	3	3	C14	C13	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER10_ELO	3	3	C14	C13	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER11_ELO	3	3	C14	C13	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER12_ELO	3	3	C14	C13	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER13_ELO	3	3	C14	C13	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER14_ELO	3	3	C14	C13	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER15_ELO	3	3	C14	C13	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER16_ELO	3	3	C14	C14	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER17_ELO	3	3	C14	C14	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER18_ELO	3	3	C14	C14	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER19_ELO	3	3	C14	C14	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMCCFILTR_ELO	3	3	C14	C15	7	See individual bit resets.	64-bit	Performance Monitors Cycle Count Filter Register

17.5 External PMU registers

The following summary table provides an overview of all memory-mapped PMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 17-4: PMU registers summary

Offset	Name	Reset	Width	Description
0x0	PMEVCNTR0_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x8	PMEVCNTR1_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x10	PMEVCNTR2_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x18	PMEVCNTR3_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x20	PMEVCNTR4_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x28	PMEVCNTR5_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x30	PMEVCNTR6_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x38	PMEVCNTR7_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x40	PMEVCNTR8_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x48	PMEVCNTR9_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x50	PMEVCNTR10_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x58	PMEVCNTR11_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x60	PMEVCNTR12_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x68	PMEVCNTR13_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x70	PMEVCNTR14_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x78	PMEVCNTR15_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x80	PMEVCNTR16_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x88	PMEVCNTR17_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x90	PMEVCNTR18_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x98	PMEVCNTR19_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x0F8	PMCCNTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x0FC	PMCCNTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x200	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x204	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x220	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x224	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register

Offset	Name	Reset	Width	Description
0x208	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x228	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x20C	PMVIDSR	See individual bit resets.	32-bit	VMID Sample Register
0x22C	PMCID2SR	See individual bit resets.	32-bit	CONTEXTIDR_EL2 Sample Register
0x400	PMEVTYPEPER0_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x404	PMEVTYPEPER1_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x408	PMEVTYPEPER2_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x40C	PMEVTYPEPER3_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x410	PMEVTYPEPER4_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x414	PMEVTYPEPER5_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x418	PMEVTYPEPER6_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x41C	PMEVTYPEPER7_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x420	PMEVTYPEPER8_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x424	PMEVTYPEPER9_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x428	PMEVTYPEPER10_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x42C	PMEVTYPEPER11_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x430	PMEVTYPEPER12_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x434	PMEVTYPEPER13_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x438	PMEVTYPEPER14_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x43C	PMEVTYPEPER15_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x440	PMEVTYPEPER16_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x444	PMEVTYPEPER17_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x448	PMEVTYPEPER18_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x44C	PMEVTYPEPER19_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x47C	PMCCFILTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0x600	PMPCSSR	See individual bit resets.	64-bit	Snapshot Program Counter Sample Register
0x608	PMCIDSSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register
0x60C	PMCID2SSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL2 Sample Register
0x610	PMSSSR	See individual bit resets.	32-bit	PMU Snapshot Status Register
0x614	PMOVSSR	See individual bit resets.	32-bit	PMU Overflow Status Snapshot Register
0x618	PMCCNTSR	See individual bit resets.	64-bit	PMU Cycle Counter Snapshot Register
0x620	PMEVCNTRS0	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x628	PMEVCNTRS1	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x630	PMEVCNTRS2	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x638	PMEVCNTRS3	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x640	PMEVCNTRS4	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x648	PMEVCNTRS5	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x650	PMEVCNTRS6	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x658	PMEVCNTRS7	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x660	PMEVCNTRS8	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register

Offset	Name	Reset	Width	Description
0x668	PMEVCNTR9	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x670	PMEVCNTR10	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x678	PMEVCNTR11	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x680	PMEVCNTR12	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x688	PMEVCNTR13	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x690	PMEVCNTR14	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x698	PMEVCNTR15	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A0	PMEVCNTR16	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A8	PMEVCNTR17	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B0	PMEVCNTR18	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B8	PMEVCNTR19	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0xC00	PMCNTENSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Set Register
0xC20	PMCNTENCLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Clear Register
0xC40	PMINTENSET_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Set Register
0xC60	PMINTENCLR_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Clear Register
0xC80	PMOVSLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Clear register
0xCC0	PMOVSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Set Register
0xE00	PMCFGR [31:0]	See individual bit resets.	32-bit	Performance Monitors Configuration Register
0xE04	PMCR_ELO	See individual bit resets.	32-bit	Performance Monitors Control Register
0xE20	PMCEID0	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 0
0xE24	PMCEID1	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 1
0xE28	PMCEID2	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 2
0xE2C	PMCEID3	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 3
0xE30	PMSSCR	See individual bit resets.	32-bit	PMU Snapshot Capture Register
0xE40	PMMIR [31:0]	See individual bit resets.	32-bit	Performance Monitors Machine Identification Register
0xFA8	PMDEVAFF0	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 0
0xFAC	PMDEVAFF1	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 1
0xFB0	PMLAR	See individual bit resets.	32-bit	Performance Monitors Lock Access Register
0xFB4	PMLSR	See individual bit resets.	32-bit	Performance Monitors Lock Status Register
0xFB8	PMAUTHSTATUS	See individual bit resets.	32-bit	Performance Monitors Authentication Status register
0xFBC	PMDEVARCH	0x47702A16	32-bit	Performance Monitors Device Architecture register
0xFC8	PMDEVID	See individual bit resets.	32-bit	Performance Monitors Device ID register
0xFCC	PMDEVTYPE	See individual bit resets.	32-bit	Performance Monitors Device Type register
0xFD0	PMPIDR4	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 4
0xFE0	PMPIDR0	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 0
0xFE4	PMPIDR1	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 1
0xFE8	PMPIDR2	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 2
0xFEC	PMPIDR3	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 3
0xFF0	PMCIDR0	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 0
0xFF4	PMCIDR1	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 1


Offset	Name	Reset	Width	Description
0xFF8	PMCIDR2	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 2
0xFFC	PMCIDR3	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 3

18. Embedded Trace Extension support

The Cortex®-A320 core implements the *Embedded Trace Extension* (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The trace unit is a CoreSight component and is an integral part of the Arm real-time debug solution.

The following figure shows the main components of the trace unit:

Figure 18-1: Trace unit components



Core interface

The core interface monitors and generates P0 elements that are essentially executed branches and exceptions traced in program order.

Trace generation

The trace generation logic generates various trace packets based on P0 elements.

Filtering and triggering resources

You can limit the amount of trace data that the trace unit generates by filtering. For example, you can limit trace generation to a certain address range. The trace unit supports other logic analyzer style filtering options. The trace unit can also generate a trigger that is a signal to the Trace Capture Device to stop capturing trace.

FIFO

The trace unit generates trace in a highly compressed form. The *First In First Out* (FIFO) enables trace bursts to be flattened out. When the FIFO is full, the FIFO signals an overflow. The trace generation logic does not generate any new trace until the FIFO is emptied. This behavior causes a gap in the trace when viewed in the debugger.

Trace out

Trace from the FIFO is output on the AMBA ATB interface or to the trace buffer.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

18.1 Trace unit resources

Trace resources include counters, external input and output signals, and comparators.

The following table shows the trace unit resources, and indicates which of these resources the Cortex®-A320 core implements.

Table 18-1: Trace unit resources implemented

Description	Configuration
Number of resource selection pairs implemented	8
Number of external input selectors implemented	4
Number of <i>Embedded Trace Extension</i> (ETE) events	4
Number of counters implemented	2
Reduced function counter implemented	Not implemented
Number of sequencer states implemented	4
Number of Virtual Machine ID comparators implemented	1
Number of Context ID comparators implemented	1
Number of address comparator pairs implemented	4
Number of single-shot comparator controls	1
Number of core comparator inputs implemented	0
Data address comparisons implemented	Not implemented
Number of data value comparators implemented	0

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

18.2 Trace unit generation options

The Cortex®-A320 core trace unit implements a set of generation options.

The following table shows the trace generation options that are implemented in the Cortex®-A320 core trace unit.

Table 18-2: Trace unit generation options implemented

Description	Configuration
Instruction address size in bytes	8

Description	Configuration
Data address size in bytes	0, because the <i>Embedded Trace Extension</i> (ETE) does not implement data tracing
Data value size in bytes	0, because the ETE does not implement data tracing
Virtual Machine ID size in bytes	4
Context ID size in bytes	4
Support for conditional instruction tracing	Not implemented
Support for tracing of data	Not implemented
Support for tracing of load and store instructions because PO elements	Not implemented
Support for cycle counting in the instruction trace	Implemented
Support for branch broadcast tracing	Implemented
Number of events that are supported in the trace	4
Return stack support	Implemented
Tracing of SError exception support	Implemented
Instruction trace cycle counting minimum threshold	4
Size of Trace ID	7 bits
Synchronization period support	Read/write
Global timestamp size	64 bits
Number of cores available for tracing	1
ATB trigger support	Implemented
Low-power behavior override	Implemented
Stall control support	Implemented
Support for overflow avoidance	Not implemented
Support for using CONTEXTIDR_EL2 in <i>Virtual Machine Identifier</i> (VMID) comparator	Implemented

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information.

18.3 Reset the trace unit

The reset for the trace buffer is the same as a Cold reset for the core. When using the *TRace Buffer Extension* (TRBE), a Warm reset disables the trace buffer and therefore it is not possible to use the trace buffer to capture trace for a Warm reset.

If the trace unit is reset, then tracing stops until the trace unit is reprogrammed and re-enabled. However, if the core is reset using Warm reset, the last few instructions provided by the core before the reset might not be traced.

18.4 Program and read the trace unit registers


You must program and read the trace unit registers using either the Debug *Advanced Peripheral Bus* (APB) interface or the System register interface.

The core does not have to be in debug state when you program the trace unit registers. When you program the trace unit registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the trace unit, use the TRCPRGCTLR.EN bit.


See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about the following trace unit registers:

- Programming Control Register, TRCPRGCTLR
- Trace Status Register, TRCSTATR

The following figure shows the flow for programming trace unit registers using the Debug APB interface:

Figure 18-2: Programming trace unit registers using the Debug APB interface

The following figure shows the flow for programming trace unit registers using the System register interface:

Figure 18-3: Programming trace registers using the System register interface

18.5 Trace unit register interfaces

The Cortex®-A320 core supports an *Advanced Peripheral Bus* (APB) memory-mapped interface and a system register interface to trace unit registers.

Register accesses differ depending on the trace unit state. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the behaviors and access mechanisms.

18.6 Interaction with the Performance Monitoring Unit and Debug

The trace unit interacts with the *Performance Monitoring Unit* (PMU) and it can access the PMU events.

Interaction with the PMU

The Cortex®-A320 core includes a PMU that enables events, such as cache misses and executed instructions, to be counted over time.

The PMU and trace unit function together.

Use of PMU events by the trace unit

The PMU architectural events are available to the trace unit through the extended input facility. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about PMU events.

The trace unit uses four extended external input selectors to access the PMU events. Each selector can independently select one of the PMU events, that are then active for the cycles where the relevant events occur. These selected events can then be accessed by any of the event registers within the trace unit.

Related information

[17. Performance Monitors Extension support](#) on page 112

[17.1 Performance monitors events](#) on page 112

18.7 Embedded Trace Extension events

The Cortex®-A320 core trace unit collects events from other units in the design and uses numbers to reference these events.

The exported events are listed in the table in [17.1.1 Common event PMU events](#) on page 112.

18.8 AArch64 Trace unit registers

The following summary table provides an overview of all Trace unit registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 18-3: Trace unit registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCTRACEIDR	2	1	C0	C0	1	See individual bit resets.	64-bit	Trace ID Register
TRCVICTLR	2	1	C0	C0	2	See individual bit resets.	64-bit	Trace ViewInst Main Control Register
TRCSEQEVRO	2	1	C0	C0	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCCNTRLDVRO	2	1	C0	C0	5	See individual bit resets.	64-bit	Trace Counter Reload Value Register <n>
TRCIDR8	2	1	C0	C0	6	See individual bit resets.	64-bit	Trace ID Register 8
TRCIMSPEC0	2	1	C0	C0	7	See individual bit resets.	64-bit	Trace IMP DEF Register 0
TRCPRGCTLR	2	1	C0	C1	0	See individual bit resets.	64-bit	Trace Programming Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCVIIECTLR	2	1	C0	C1	2	See individual bit resets.	64-bit	Trace ViewInst Include/Exclude Control Register
TRCSEQEVR1	2	1	C0	C1	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCCNTRLDVD1	2	1	C0	C1	5	See individual bit resets.	64-bit	Trace Counter Reload Value Register <n>
TRCIDR9	2	1	C0	C1	6	See individual bit resets.	64-bit	Trace ID Register 9
TRCVISSCTLR	2	1	C0	C2	2	See individual bit resets.	64-bit	Trace ViewInst Start/Stop Control Register
TRCSEQEVR2	2	1	C0	C2	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCIDR10	2	1	C0	C2	6	See individual bit resets.	64-bit	Trace ID Register 10
TRCSTATR	2	1	C0	C3	0	See individual bit resets.	64-bit	Trace Status Register
TRCIDR11	2	1	C0	C3	6	See individual bit resets.	64-bit	Trace ID Register 11
TRCCONFIGR	2	1	C0	C4	0	See individual bit resets.	64-bit	Trace Configuration Register
TRCCNTCTLR0	2	1	C0	C4	5	See individual bit resets.	64-bit	Trace Counter Control Register <n>
TRCIDR12	2	1	C0	C4	6	See individual bit resets.	64-bit	Trace ID Register 12
TRCCNTCTLR1	2	1	C0	C5	5	See individual bit resets.	64-bit	Trace Counter Control Register <n>
TRCIDR13	2	1	C0	C5	6	See individual bit resets.	64-bit	Trace ID Register 13
TRCAUXCTLR	2	1	C0	C6	0	See individual bit resets.	64-bit	Trace Auxiliary Control Register
TRCSEQRSTEV1	2	1	C0	C6	4	See individual bit resets.	64-bit	Trace Sequencer Reset Control Register
TRCSEQSTR	2	1	C0	C7	4	See individual bit resets.	64-bit	Trace Sequencer State Register
TRCEVENTCTLR0	2	1	C0	C8	0	See individual bit resets.	64-bit	Trace Event Control 0 Register
TRCEXTINSEL0	2	1	C0	C8	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCCNTVR0	2	1	C0	C8	5	See individual bit resets.	64-bit	Trace Counter Value Register <n>
TRCIDR0	2	1	C0	C8	7	See individual bit resets.	64-bit	Trace ID Register 0
TRCEVENTCTLR1	2	1	C0	C9	0	See individual bit resets.	64-bit	Trace Event Control 1 Register
TRCEXTINSEL1	2	1	C0	C9	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCCNTVR1	2	1	C0	C9	5	See individual bit resets.	64-bit	Trace Counter Value Register <n>
TRCIDR1	2	1	C0	C9	7	See individual bit resets.	64-bit	Trace ID Register 1
TRCRSR	2	1	C0	C10	0	See individual bit resets.	64-bit	Trace Resources Status Register
TRCEXTINSEL2	2	1	C0	C10	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCIDR2	2	1	C0	C10	7	See individual bit resets.	64-bit	Trace ID Register 2
TRCSTALLCTL	2	1	C0	C11	0	See individual bit resets.	64-bit	Trace Stall Control Register
TRCEXTINSEL3	2	1	C0	C11	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCIDR3	2	1	C0	C11	7	See individual bit resets.	64-bit	Trace ID Register 3
TRCTSCTLR	2	1	C0	C12	0	See individual bit resets.	64-bit	Trace Timestamp Control Register
TRCIDR4	2	1	C0	C12	7	See individual bit resets.	64-bit	Trace ID Register 4
TRCSYNCP	2	1	C0	C13	0	See individual bit resets.	64-bit	Trace Synchronization Period Register
TRCIDR5	2	1	C0	C13	7	See individual bit resets.	64-bit	Trace ID Register 5
TRCCCCTLR	2	1	C0	C14	0	See individual bit resets.	64-bit	Trace Cycle Count Control Register
TRCIDR6	2	1	C0	C14	7	See individual bit resets.	64-bit	Trace ID Register 6
TRCBBCTLR	2	1	C0	C15	0	See individual bit resets.	64-bit	Trace Branch Broadcast Control Register
TRCIDR7	2	1	C0	C15	7	See individual bit resets.	64-bit	Trace ID Register 7
TRCSSCCRO	2	1	C1	C0	2	See individual bit resets.	64-bit	Trace Single-shot Comparator Control Register <n>
TRCOSLSR	2	1	C1	C1	4	See individual bit resets.	64-bit	Trace OS Lock Status Register
TRCRSCTLR2	2	1	C1	C2	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR3	2	1	C1	C3	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR4	2	1	C1	C4	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR5	2	1	C1	C5	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR6	2	1	C1	C6	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCRSCTLR7	2	1	C1	C7	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR8	2	1	C1	C8	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCSSCSR0	2	1	C1	C8	2	See individual bit resets.	64-bit	Trace Single-shot Comparator Control Status Register <n>
TRCRSCTLR9	2	1	C1	C9	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR10	2	1	C1	C10	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR11	2	1	C1	C11	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR12	2	1	C1	C12	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR13	2	1	C1	C13	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR14	2	1	C1	C14	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR15	2	1	C1	C15	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCACVR0	2	1	C2	C0	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR0	2	1	C2	C0	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR1	2	1	C2	C2	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR1	2	1	C2	C2	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR2	2	1	C2	C4	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR2	2	1	C2	C4	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR3	2	1	C2	C6	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR3	2	1	C2	C6	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR4	2	1	C2	C8	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR4	2	1	C2	C8	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR5	2	1	C2	C10	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR5	2	1	C2	C10	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR6	2	1	C2	C12	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCACATR6	2	1	C2	C12	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACV7	2	1	C2	C14	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR7	2	1	C2	C14	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCCIDCV0	2	1	C3	C0	0	See individual bit resets.	64-bit	Trace Context Identifier Comparator Value Registers <n>
TRCVMIDCV0	2	1	C3	C0	1	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Value Register <n>
TRCCIDCCTLR0	2	1	C3	C0	2	See individual bit resets.	64-bit	Trace Context Identifier Comparator Control Register 0
TRCVMIDCCTLR0	2	1	C3	C2	2	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Control Register 0
TRCDEVID	2	1	C7	C2	7	See individual bit resets.	64-bit	Trace Device Configuration Register
TRCCLAIMSET	2	1	C7	C8	6	See individual bit resets.	64-bit	Trace Claim Tag Set Register
TRCCLAIMCLR	2	1	C7	C9	6	See individual bit resets.	64-bit	Trace Claim Tag Clear Register
TRCAUTHSTATUS	2	1	C7	C14	6	See individual bit resets.	64-bit	Trace Authentication Status Register
TRCDEVARCH	2	1	C7	C15	6	See individual bit resets.	64-bit	Trace Device Architecture Register

18.9 External ETE registers

The following summary table provides an overview of all memory-mapped ETE registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 18-4: ETE registers summary

Offset	Name	Reset	Width	Description
0x004	TRCPRGCTLR	See individual bit resets.	32-bit	Trace Programming Control Register
0x00C	TRCSTATR	See individual bit resets.	32-bit	Trace Status Register
0x010	TRCCONFIGR	See individual bit resets.	32-bit	Trace Configuration Register
0x018	TRCAUXCTLR	See individual bit resets.	32-bit	Trace Auxiliary Control Register

Offset	Name	Reset	Width	Description
0x020	TRCEVENTCTLOR	See individual bit resets.	32-bit	Trace Event Control 0 Register
0x024	TRCEVENTCTL1R	See individual bit resets.	32-bit	Trace Event Control 1 Register
0x028	TRCRSR	See individual bit resets.	32-bit	Trace Resources Status Register
0x02C	TRCSTALLCTLR	See individual bit resets.	32-bit	Trace Stall Control Register
0x030	TRCTSCTLR	See individual bit resets.	32-bit	Trace Timestamp Control Register
0x034	TRCSYNCPR	See individual bit resets.	32-bit	Trace Synchronization Period Register
0x038	TRCCCCTLR	See individual bit resets.	32-bit	Trace Cycle Count Control Register
0x03C	TRCBCTLR	See individual bit resets.	32-bit	Trace Branch Broadcast Control Register
0x040	TRCTRACEIDR	See individual bit resets.	32-bit	Trace ID Register
0x080	TRCVICTLR	See individual bit resets.	32-bit	Trace ViewInst Main Control Register
0x084	TRCVIECTLR	See individual bit resets.	32-bit	Trace ViewInst Include/Exclude Control Register
0x088	TRCVISSCTLR	See individual bit resets.	32-bit	Trace ViewInst Start/Stop Control Register
0x100	TRCSEQEVRO	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x104	TRCSEQEVR1	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x108	TRCSEQEVR2	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x118	TRCSEQRSTEV	See individual bit resets.	32-bit	Trace Sequencer Reset Control Register
0x11C	TRCSEQSTR	See individual bit resets.	32-bit	Trace Sequencer State Register
0x120	TRCEXTINSELRO	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x124	TRCEXTINSELR1	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x128	TRCEXTINSELR2	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x12C	TRCEXTINSELR3	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x140	TRCCNTRLDVRO	See individual bit resets.	32-bit	Trace Counter Reload Value Register <n>
0x144	TRCCNTRLDVR1	See individual bit resets.	32-bit	Trace Counter Reload Value Register <n>
0x150	TRCCNTCTLRO	See individual bit resets.	32-bit	Trace Counter Control Register <n>
0x154	TRCCNTCTLR1	See individual bit resets.	32-bit	Trace Counter Control Register <n>
0x160	TRCCNTVRO	See individual bit resets.	32-bit	Trace Counter Value Register <n>
0x164	TRCCNTVR1	See individual bit resets.	32-bit	Trace Counter Value Register <n>
0x180	TRCIDR8	0x00000000	32-bit	Trace ID Register 8
0x184	TRCIDR9	See individual bit resets.	32-bit	Trace ID Register 9
0x188	TRCIDR10	See individual bit resets.	32-bit	Trace ID Register 10
0x18C	TRCIDR11	See individual bit resets.	32-bit	Trace ID Register 11
0x190	TRCIDR12	See individual bit resets.	32-bit	Trace ID Register 12
0x194	TRCIDR13	See individual bit resets.	32-bit	Trace ID Register 13
0x1C0	TRCIMSPECO	See individual bit resets.	32-bit	Trace IMP DEF Register 0
0x1E0	TRCIDR0	See individual bit resets.	32-bit	Trace ID Register 0
0x1E4	TRCIDR1	See individual bit resets.	32-bit	Trace ID Register 1
0x1E8	TRCIDR2	See individual bit resets.	32-bit	Trace ID Register 2
0x1EC	TRCIDR3	See individual bit resets.	32-bit	Trace ID Register 3
0x1F0	TRCIDR4	See individual bit resets.	32-bit	Trace ID Register 4
0x1F4	TRCIDR5	See individual bit resets.	32-bit	Trace ID Register 5

Offset	Name	Reset	Width	Description
0x1F8	TRCIDR6	See individual bit resets.	32-bit	Trace ID Register 6
0x1FC	TRCIDR7	See individual bit resets.	32-bit	Trace ID Register 7
0x208	TRCRSCTLR2	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x20C	TRCRSCTLR3	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x210	TRCRSCTLR4	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x214	TRCRSCTLR5	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x218	TRCRSCTLR6	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x21C	TRCRSCTLR7	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x220	TRCRSCTLR8	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x224	TRCRSCTLR9	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x228	TRCRSCTLR10	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x22C	TRCRSCTLR11	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x230	TRCRSCTLR12	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x234	TRCRSCTLR13	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x238	TRCRSCTLR14	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x23C	TRCRSCTLR15	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x280	TRCSSCCR0	See individual bit resets.	32-bit	Trace Single-shot Comparator Control Register <n>
0x2A0	TRCSSCSR0	See individual bit resets.	32-bit	Trace Single-shot Comparator Control Status Register <n>
0x304	TRCOSLSR	See individual bit resets.	32-bit	Trace OS Lock Status Register
0x310	TRCPDCR	See individual bit resets.	32-bit	Trace PowerDown Control Register
0x314	TRCPDSR	See individual bit resets.	32-bit	Trace PowerDown Status Register
0x400	TRCACVR0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x408	TRCACVR1	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x410	TRCACVR2	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x418	TRCACVR3	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x420	TRCACVR4	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x428	TRCACVR5	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x430	TRCACVR6	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x438	TRCACVR7	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x480	TRCACATR0	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x488	TRCACATR1	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x490	TRCACATR2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x498	TRCACATR3	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4A0	TRCACATR4	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4A8	TRCACATR5	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4B0	TRCACATR6	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4B8	TRCACATR7	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x600	TRCCIDCVR0	See individual bit resets.	64-bit	Trace Context Identifier Comparator Value Registers <n>
0x640	TRCVMIDCVR0	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Value Register <n>
0x680	TRCCIDCCTLR0	See individual bit resets.	32-bit	Trace Context Identifier Comparator Control Register 0

Offset	Name	Reset	Width	Description
0x688	TRCVMIDCCTLR0	See individual bit resets.	32-bit	Trace Virtual Context Identifier Comparator Control Register 0
0xEE4	TRCITATBIDR	See individual bit resets.	32-bit	Trace Intergration ATB Identification Register
0xEEC	TRCITATBDATAR	See individual bit resets.	32-bit	Trace Integration Test ATB Data Register 0
0xEF4	TRCITATBINR	See individual bit resets.	32-bit	Trace Integration ATB In Register
0xEFC	TRCITATBOUTr	See individual bit resets.	32-bit	Trace Integration ATB Out Register
0xF00	TRCITCTRL	See individual bit resets.	32-bit	Trace Integration Mode Control Register
0xFA0	TRCCLAIMSET	0x0000000F	32-bit	Trace Claim Tag Set Register
0xFA4	TRCCLAIMCLR	0x00000000	32-bit	Trace Claim Tag Clear Register
0xFA8	TRCDEVAFF	See individual bit resets.	64-bit	Trace Device Affinity Register
0xFB4	TRCLSR	See individual bit resets.	32-bit	Trace Lock Status Register
0xFB8	TRCAUTHSTATUS	See individual bit resets.	32-bit	Trace Authentication Status Register
0xFBC	TRCDEVARCH	0x47715A13	32-bit	Trace Device Architecture Register
0xFC0	TRCDEVID2	See individual bit resets.	32-bit	Trace Device Configuration Register 2
0xFC4	TRCDEVID1	See individual bit resets.	32-bit	Trace Device Configuration Register 1
0xFC8	TRCDEVID	See individual bit resets.	32-bit	Trace Device Configuration Register
0xFCC	TRCDEVTYPE	See individual bit resets.	32-bit	Trace Device Type Register
0xFD0	TRCPIDR4	See individual bit resets.	32-bit	Trace Peripheral Identification Register 4
0xFD4	TRCPIDR5	See individual bit resets.	32-bit	Trace Peripheral Identification Register 5
0xFD8	TRCPIDR6	See individual bit resets.	32-bit	Trace Peripheral Identification Register 6
0xFDC	TRCPIDR7	See individual bit resets.	32-bit	Trace Peripheral Identification Register 7
0xFE0	TRCPIDR0	See individual bit resets.	32-bit	Trace Peripheral Identification Register 0
0xFE4	TRCPIDR1	See individual bit resets.	32-bit	Trace Peripheral Identification Register 1
0xFE8	TRCPIDR2	See individual bit resets.	32-bit	Trace Peripheral Identification Register 2
0xFEC	TRCPIDR3	See individual bit resets.	32-bit	Trace Peripheral Identification Register 3
0xFF0	TRCCIDR0	See individual bit resets.	32-bit	Trace Component Identification Register 0
0xFF4	TRCCIDR1	See individual bit resets.	32-bit	Trace Component Identification Register 1
0xFF8	TRCCIDR2	See individual bit resets.	32-bit	Trace Component Identification Register 2
0xFFC	TRCCIDR3	See individual bit resets.	32-bit	Trace Component Identification Register 3

19. Trace Buffer Extension support

The Cortex®-A320 core implements the *TRace Buffer Extension* (TRBE). The TRBE writes the program flow trace generated by the trace unit directly to memory. The TRBE is programmed through System registers.

When enabled, the TRBE can:

- Accept trace data from the trace unit and write it to L2 memory.
- Discard trace data from the trace unit. In this case, the data is lost.
- Reject trace data from the trace unit. In this case, the trace unit retains data until the TRBE accepts it.

When disabled, the TRBE ignores trace data and the trace unit sends trace data to the AMBA® *Trace Bus* (ATB) interface.

19.1 Program and read the trace buffer registers

You can program and read the *TRace Buffer Extension* (TRBE) registers using the System register interface.

The core does not have to be in debug state when you program the TRBE registers. When you program the TRBE registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the TRBE, use the TRBLIMITR_EL1.E bit.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the TRBE register behaviors and access mechanisms.

19.2 Trace buffer register interface

The Cortex®-A320 core supports a System register interface to *TRace Buffer Extension* (TRBE) registers.

Register accesses differ depending on the TRBE state. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the behaviors and access mechanisms.

19.3 AArch64 Trace Buffer Extension registers

The following summary table provides an overview of all Trace Buffer Extension registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 19-1: Trace Buffer Extension registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRBLIMITR_EL1	3	0	C9	C11	0	See individual bit resets.	64-bit	Trace Buffer Limit Address Register
TRBPTR_EL1	3	0	C9	C11	1	See individual bit resets.	64-bit	Trace Buffer Write Pointer Register
TRBBASER_EL1	3	0	C9	C11	2	See individual bit resets.	64-bit	Trace Buffer Base Address Register
TRBSR_EL1	3	0	C9	C11	3	See individual bit resets.	64-bit	Trace Buffer Status/syndrome Register
TRBMAR_EL1	3	0	C9	C11	4	See individual bit resets.	64-bit	Trace Buffer Memory Attribute Register
TRBTRG_EL1	3	0	C9	C11	6	See individual bit resets.	64-bit	Trace Buffer Trigger Counter Register
TRBIDR_EL1	3	0	C9	C11	7	See individual bit resets.	64-bit	Trace Buffer ID Register

20. Activity Monitors Extension support

The Cortex®-A320 core implements the Activity Monitors Extension to the Arm®v8.4-A architecture. Activity monitoring has features similar to performance monitoring features, but it is intended for system management use whereas performance monitoring is aimed at user and debug applications.

The activity monitors provide useful information for system power management and persistent monitoring. The activity monitors are read-only in operation and their configuration is limited to the highest Exception level implemented.

The Cortex®-A320 core implements seven counters in two groups, each of which is a 64-bit counter that counts a fixed event. Group 0 has four counters 0-3, and Group 1 has three counters 0-2.

20.1 Activity monitors access

The Cortex®-A320 core supports access to activity monitors from the System register interface and supports read-only memory-mapped access using the utility bus interface.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the memory mapping of these registers.

Access enable bit

There are multiple access enable bits associated with the Activity Monitors System registers:

- AMUSERENR_ELO.EN controls access from EL0 to the Activity Monitors System registers
- CPTR_EL2.TAM controls access from EL0 and EL1 to the Activity Monitors System registers
- CPTR_EL3.TAM controls access from EL0, EL1, and EL2 to the Activity Monitors Extension System registers

For a detailed description of access controls for the registers, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

System register access

The activity monitors are accessible using the MRS and MSR instructions.

External memory-mapped access

Activity monitors can be memory-mapped accessed from the utility bus interface. In this case, the Activity Monitors registers only provide read access to the Activity Monitor Event Counter registers.

The base address for *Activity Monitoring Unit* (AMU) registers on the utility bus interface is $0x\langle n \rangle 90000$, where n is the Cortex®-A320 core instance number in the DSU-120T DynamIQ™ cluster.

These registers are treated as RAZ/WI if either:

- The register is marked as Reserved.
- The register is accessed in the wrong Security state.

20.2 Activity monitors counters

The Cortex®-A320 core implements seven activity monitors counters that map to specific *Activity Monitoring Unit* (AMU) events.

Each counter has the following characteristics:

- All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts.
- Any change in clock frequency can affect any counter. For example, when a `WFI`, `WFE`, `WFI`, or `WFET` instruction stops the clock.
- The activity monitor counters are reset to zero on a Cold reset of the power domain of the core. When the core is not in reset, activity monitoring is available.

20.3 Activity monitors events

Activity monitors events in the Cortex®-A320 core are fixed, and they map to the activity monitors counters.

The following table shows the mapping of counters to fixed events.

Table 20-1: Mapping of counters to fixed events

Activity monitor counter <n>	Event	Event number	Description
AMEVCNTR00	CPU_CYCLES	0x0011	Core frequency cycles
AMEVCNTR01	CNT_CYCLES	0x4004	Constant frequency cycles
AMEVCNTR02	INST_RETIRED	0x0008	Instruction architecturally executed Increments for every instruction that is executed architecturally, including instructions that fail their condition code check
AMEVCNTR03	STALL_BACKEND_MEM	0x4005	Memory stall cycles Increments for each cycle in which the core is unable to dispatch instructions from the front end to the back end due to a back end stall caused by a miss in the last level of cache within the core clock domain

Activity monitor counter <n>	Event	Event number	Description
AMEVCNTR10	GEAR0_MPMM_ATHR_EXCEEDED	0x0300	<p>Maximum Power Mitigation System (MPMM) Gear 0</p> <p>Increments for each period where core activity is above the throttling threshold for gear 0</p> <p>Reserved</p>
AMEVCNTR11	GEAR1_MPMM_ATHR_EXCEEDED	0x0301	<p>MPMM Gear 1</p> <p>Increments for each period where core activity is above the throttling threshold for gear 1</p> <p>Reserved</p>
AMEVCNTR12	GEAR2_MPMM_ATHR_EXCEEDED	0x0302	<p>MPMM Gear 2</p> <p>Increments for each period where core activity is above the throttling threshold for gear 2</p> <p>Reserved</p>

Related information

[4.6.1 Maximum Power Mitigation Mechanism](#) on page 54

20.4 AArch64 Activity Monitors registers

The following summary table provides an overview of all Activity Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 20-2: Activity Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCR_ELO	3	3	C13	C2	0	See individual bit resets.	64-bit	Activity Monitors Control Register
AMCFGR_ELO	3	3	C13	C2	1	See individual bit resets.	64-bit	Activity Monitors Configuration Register
AMCGCR_ELO	3	3	C13	C2	2	See individual bit resets.	64-bit	Activity Monitors Counter Group Configuration Register
AMUSERENR_ELO	3	3	C13	C2	3	See individual bit resets.	64-bit	Activity Monitors User Enable Register
AMCNTENCLR0_ELO	3	3	C13	C2	4	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENSET0_ELO	3	3	C13	C2	5	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCNTENCLR1_ELO	3	3	C13	C3	0	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET1_ELO	3	3	C13	C3	1	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 1
AMEVCNTR00_ELO	3	3	C13	C4	0	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR01_ELO	3	3	C13	C4	1	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR02_ELO	3	3	C13	C4	2	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR03_ELO	3	3	C13	C4	3	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVTYPE00_ELO	3	3	C13	C6	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPE01_ELO	3	3	C13	C6	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPE02_ELO	3	3	C13	C6	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPE03_ELO	3	3	C13	C6	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVCNTR10_ELO	3	3	C13	C12	0	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR11_ELO	3	3	C13	C12	1	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR12_ELO	3	3	C13	C12	2	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVTYPE10_ELO	3	3	C13	C14	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPE11_ELO	3	3	C13	C14	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPE12_ELO	3	3	C13	C14	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1

20.5 External AMU registers

The following summary table provides an overview of all memory-mapped AMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 20-3: AMU registers summary

Offset	Name	Reset	Width	Description
0x0	AMEVCNTR00 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x8	AMEVCNTR01 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x10	AMEVCNTR02 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x18	AMEVCNTR03 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x100	AMEVCNTR10 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x108	AMEVCNTR11 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x110	AMEVCNTR12 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x400	AMEVTYPE00	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0

Offset	Name	Reset	Width	Description
0x404	AMEVTYPER01	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x488	AMEVTYPER12	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0xC00	AMCNTENSET0	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 0
0xC04	AMCNTENSET1	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 1
0xC20	AMCNTENCLR0	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 0
0xC24	AMCNTENCLR1	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 1
0xCE0	AMCGCR	See individual bit resets.	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	See individual bit resets.	32-bit	Activity Monitors Configuration Register
0xE04	AMCR	See individual bit resets.	32-bit	Activity Monitors Control Register
0xE08	AMIIDR	0xD8F0143B	32-bit	Activity Monitors Implementation Identification Register
0xFA8	AMDEVAFF0	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 0
0xFAC	AMDEVAFF1	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 1
0xFBC	AMDEVARCH	0x47700A66	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	See individual bit resets.	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDR0	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 2
0xFEC	AMPIDR3	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 3

Appendix A AArch64 registers

This appendix contains the descriptions for the Cortex®-A320 AArch64 registers.

This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

A.1 AArch64 Activity Monitors registers summary

The following summary table provides an overview of all Activity Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-1: Activity Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCR_ELO	3	3	C13	C2	0	See individual bit resets.	64-bit	Activity Monitors Control Register
AMCFGR_ELO	3	3	C13	C2	1	See individual bit resets.	64-bit	Activity Monitors Configuration Register
AMCGCR_ELO	3	3	C13	C2	2	See individual bit resets.	64-bit	Activity Monitors Counter Group Configuration Register
AMUSERENR_ELO	3	3	C13	C2	3	See individual bit resets.	64-bit	Activity Monitors User Enable Register
AMCNTENCLR0_ELO	3	3	C13	C2	4	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENSET0_ELO	3	3	C13	C2	5	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 0
AMCNTENCLR1_ELO	3	3	C13	C3	0	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET1_ELO	3	3	C13	C3	1	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 1
AMEVCNTR00_ELO	3	3	C13	C4	0	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR01_ELO	3	3	C13	C4	1	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR02_ELO	3	3	C13	C4	2	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR03_ELO	3	3	C13	C4	3	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
AMEVTYPER00_ELO	3	3	C13	C6	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01_ELO	3	3	C13	C6	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER02_ELO	3	3	C13	C6	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03_ELO	3	3	C13	C6	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVCNTR10_ELO	3	3	C13	C12	0	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR11_ELO	3	3	C13	C12	1	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR12_ELO	3	3	C13	C12	2	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
AMEVTYPER10_ELO	3	3	C13	C14	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMEVTYPER11_ELO	3	3	C13	C14	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER12_ELO	3	3	C13	C14	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1

A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR_ELO is applicable to both the architected and the auxiliary counter groups.

Configurations

AArch64 register AMCFGR_ELO bits [31:0] are architecturally mapped to External register [B.1.9 AMCFGR, Activity Monitors Configuration Register](#) on page 487 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	xxx1	0000	0000	0011	1111	0000	0110
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-1: AARCH64_AMCFGR_ELO bit assignments




Table A-2: AMCFGR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NCG	Defines the number of counter groups. 0b0001 Two counter groups are implemented	0b0001
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported. This feature must be supported, and so this bit is 0b1. 0b1 AMCR_EL0.HDBG is read/write.	0b1
[23:14]	RAZ	Reserved	RAZ
[13:8]	SIZE	Defines the size of the activity monitor event counters, minus one. The counters are 64-bit, so the value of this field is 0b111111. This field is used by software to determine the spacing of the counters in the memory-map. The counters are at doubleword-aligned addresses. 0b111111	0b111111
[7:0]	N	Defines the number of activity monitor event counters implemented in all groups, minus one. 0x06 Seven activity monitor event counters	0x06

Access

MRS <Xt>, AMCFGR_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b001

Accessibility

MRS <Xt>, AMCFGR_EL0

```

if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMCFGR_EL0;
        elsif PSTATE.EL == EL1 then

```

```
if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
    UNDEFINED;
elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elsif CPTR_EL3.TAM == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMCFGR_EL0;
elsif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCFGR_EL0;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMCFGR_EL0;
```

A.1.2 AMCGCR_EL0, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

AArch64 register AMCGCR_EL0 bits [31:0] are architecturally mapped to External register [B.1.8 AMCGCR, Activity Monitors Counter Group Configuration Register](#) on page 486 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-2: AARCH64_AMCGCR_EL0 bit assignments




Table A-4: AMCGCR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. 0x03 Three counters in the auxiliary counter group All other values are reserved.	0x03
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group. 0x04	0x04

Access

MRS <Xt>, AMCGCR_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b010

Accessibility

MRS <Xt>, AMCGCR_EL0

```
if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMCGCR_EL0;
        elsif PSTATE.EL == EL1 then
            if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
```

```
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCGCR_EL0;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCGCR_EL0;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMCGCR_EL0;
```

A.1.3 AMEVTYPER00_ELO, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMEVCNTR00_ELO counts.

Configurations

AArch64 register AMEVTYPER00_ELO bits [31:0] are architecturally mapped to External register [B.1.1 AMEVTYPER00, Activity Monitors Event Type Registers 0](#) on page 476 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-3: AARCH64_AMEVTYPER00_ELO bit assignments




Table A-6: AMEVTYPER00_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMEVCNTR00_ELO. The value of this field is architecturally mandated for each architected counter. 0x0011 Processor frequency cycles.	0x0011


Access

MRS <Xt>, AMEVTYPER00_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b000

Accessibility

If 0 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER00_ELO are **UNDEFINED**.



Note

AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER00_ELO

```
if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
```

```

else
    X[t, 64] = AMEVTYPEP0_EL0[0];
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[0];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[0];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPEP0_EL0[0];

```

A.1.4 AMEVTYPEP0_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMEVCNTR01_EL0 counts.

Configurations

AArch64 register AMEVTYPEP0_EL0 bits [31:0] are architecturally mapped to External register [B.1.2 AMEVTYPEP01, Activity Monitors Event Type Registers 0](#) on page 477 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0000	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-4: AARCH64_AMEVTYPER01_ELO bit assignments




Table A-8: AMEVTYPER01_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMEVCNTR01_ELO. The value of this field is architecturally mandated for each architected counter. 0x4004 Constant frequency cycles.	0x4004

Access

MRS <Xt>, AMEVTYPER01_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b001

Accessibility

If 1 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER01_ELO are **UNDEFINED**.



AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER01_ELO

```
if PSTATE.EL == EL0 then
  if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
    UNDEFINED;
  elseif AMUSERENR_EL0.EN == '0' then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    else
      AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
      if EL3SDDUndef() then
        UNDEFINED;
      else
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```

else
    X[t, 64] = AMEVTYPEP0_EL0[1];
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[1];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[1];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPEP0_EL0[1];

```

A.1.5 AMEVTYPEP02_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMEVCNTR02_EL0 counts.

Configurations

AArch64 register AMEVTYPEP02_EL0 bits [31:0] are architecturally mapped to External register [B.1.3 AMEVTYPEP02, Activity Monitors Event Type Registers 0](#) on page 479 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	1000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-5: AARCH64_AMEVTPER02_ELO bit assignments




Table A-10: AMEVTPER02_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMEVCNTR02_ELO. The value of this field is architecturally mandated for each architected counter. 0x0008 Instructions retired.	0x0008

Access

MRS <Xt>, AMEVTPER02_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b010

Accessibility

If 2 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTPER02_ELO are **UNDEFINED**.



AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTPER02_ELO

```
if PSTATE.EL == EL0 then
  if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
    UNDEFINED;
  elsif AMUSERENR_EL0.EN == '0' then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    else
      AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TAM == '1' then
      if EL3SDDUndef() then
        UNDEFINED;
      else
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```

else
    X[t, 64] = AMEVTYPEP0_EL0[2];
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[2];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[2];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPEP0_EL0[2];

```

A.1.6 AMEVTYPEP03_EL0, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMEVCNTR03_EL0 counts.

Configurations

AArch64 register AMEVTYPEP03_EL0 bits [31:0] are architecturally mapped to External register [B.1.4 AMEVTYPEP03, Activity Monitors Event Type Registers 0](#) on page 480 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0000	0000	0101
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-6: AARCH64_AMEVTYPEPER03_ELO bit assignments




Table A-12: AMEVTYPEPER03_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMEVCNTR03_ELO. The value of this field is architecturally mandated for each architected counter. 0x4005 Memory stall cycles.	0x4005

Access

MRS <Xt>, AMEVTYPEPER03_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b011

Accessibility

If 3 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPEPER03_ELO are **UNDEFINED**.



AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEPER03_ELO

```
if PSTATE.EL == EL0 then
  if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
    UNDEFINED;
  elsif AMUSERENR_EL0.EN == '0' then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    else
      AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TAM == '1' then
      if EL3SDDUndef() then
        UNDEFINED;
      else
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```

else
    X[t, 64] = AMEVTYPEP0_EL0[3];
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[3];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPEP0_EL0[3];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPEP0_EL0[3];

```

A.1.7 AMEVTYPEP10_EL0, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMEVCNTR10_EL0 counts.

Configurations

AArch64 register AMEVTYPEP10_EL0 bits [31:0] are architecturally mapped to External register [B.1.5 AMEVTYPEP10, Activity Monitors Event Type Registers 1](#) on page 482 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-7: AARCH64_AMEVTYPER10_ELO bit assignments




Table A-14: AMEVTYPER10_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR10_ELO. 0x0300 MPMM gear 0 period threshold exceeded	0x0300

Access

MRS <Xt>, AMEVTYPER10_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b000

Accessibility

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER10_ELO are **UNDEFINED**.



AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER10_ELO

```
if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPER10_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
```

```

        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER1_ELO[0];
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPER10_ELO == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPER1_ELO[0];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPER1_ELO[0];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPER1_ELO[0];

```

A.1.8 AMEVTYPER11_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMEVCNTR11_ELO counts.

Configurations

AArch64 register AMEVTYPER11_ELO bits [31:0] are architecturally mapped to External register [B.1.6 AMEVTYPER11, Activity Monitors Event Type Registers 1](#) on page 483 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-8: AARCH64_AMEVTYPER11_ELO bit assignments




Table A-16: AMEVTYPER11_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR11_ELO. 0x0301 MPMM gear 1 period threshold exceeded	0x0301

Access

MRS <Xt>, AMEVTYPER11_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b001

Accessibility

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER11_ELO are **UNDEFINED**.



AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER11_ELO

```
if PSTATE.EL == EL0 then
  if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
    UNDEFINED;
  elsif AMUSERENR_EL0.EN == '0' then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
    else
```

```

        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
HAFGRTR_EL2.AMEVTYPEPER11_ELO == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPEPER1_ELO[1];
    elseif PSTATE.EL == EL1 then
        if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPEPER11_ELO == '1'
then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_ELO[1];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_ELO[1];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMEVTYPEPER1_ELO[1];

```

A.1.9 AMEVTYPEPER12_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMEVCNTR12_ELO counts.

Configurations

AArch64 register AMEVTYPEPER12_ELO bits [31:0] are architecturally mapped to External register [B.1.7 AMEVTYPEPER12, Activity Monitors Event Type Registers 1](#) on page 485 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-9: AARCH64_AMEVTYPER12_ELO bit assignments




Table A-18: AMEVTYPER12_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMEVCNTR12_ELO. 0x0302 MPMM gear 2 period threshold exceeded	0x0302

Access

MRS <Xt>, AMEVTYPER12_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b010

Accessibility

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER12_ELO are **UNDEFINED**.



AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER12_EL0

```

if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPER12_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER1_EL0[2];
        elsif PSTATE.EL == EL1 then
            if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPER12_EL0 == '1'
            then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
                if EL3SDDUndef() then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMEVTYPER1_EL0[2];
        elsif PSTATE.EL == EL2 then
            if EL3SDDUndefPriority() && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif CPTR_EL3.TAM == '1' then
                if EL3SDDUndef() then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMEVTYPER1_EL0[2];
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AMEVTYPER1_EL0[2];

```

A.2 AArch64 Debug registers summary

The following summary table provides an overview of all Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-20: Debug registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
OSDTRRX_EL1	2	0	C0	C0	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Receive
DBGBVR0_EL1	2	0	C0	C0	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR0_EL1	2	0	C0	C0	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR0_EL1	2	0	C0	C0	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR0_EL1	2	0	C0	C0	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGBVR1_EL1	2	0	C0	C1	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR1_EL1	2	0	C0	C1	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR1_EL1	2	0	C0	C1	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR1_EL1	2	0	C0	C1	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
MDCCINT_EL1	2	0	C0	C2	0	See individual bit resets.	64-bit	Monitor DCC Interrupt Enable Register
MDSCR_EL1	2	0	C0	C2	2	See individual bit resets.	64-bit	Monitor Debug System Control Register
DBGBVR2_EL1	2	0	C0	C2	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR2_EL1	2	0	C0	C2	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR2_EL1	2	0	C0	C2	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR2_EL1	2	0	C0	C2	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
OSDTRTX_EL1	2	0	C0	C3	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Transmit
DBGBVR3_EL1	2	0	C0	C3	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR3_EL1	2	0	C0	C3	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGWVR3_EL1	2	0	C0	C3	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWCR3_EL1	2	0	C0	C3	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGBVR4_EL1	2	0	C0	C4	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR4_EL1	2	0	C0	C4	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBVR5_EL1	2	0	C0	C5	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBCR5_EL1	2	0	C0	C5	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
OSECCR_EL1	2	0	C0	C6	2	See individual bit resets.	64-bit	OS Lock Exception Catch Control Register
MDRAR_EL1	2	0	C1	C0	0	See individual bit resets.	64-bit	Monitor Debug ROM Address Register
OSLAR_EL1	2	0	C1	C0	4	See individual bit resets.	64-bit	OS Lock Access Register
OSLSR_EL1	2	0	C1	C1	4	See individual bit resets.	64-bit	OS Lock Status Register
OSDLR_EL1	2	0	C1	C3	4	See individual bit resets.	64-bit	OS Double Lock Register
DBGPRCR_EL1	2	0	C1	C4	4	See individual bit resets.	64-bit	Debug Power Control Register
DBGCLAIMSET_EL1	2	0	C7	C8	6	See individual bit resets.	64-bit	Debug CLAIM Tag Set Register
DBGCLAIMCLR_EL1	2	0	C7	C9	6	See individual bit resets.	64-bit	Debug CLAIM Tag Clear Register
DBGAUTHSTATUS_EL1	2	0	C7	C14	6	See individual bit resets.	64-bit	Debug Authentication Status Register
MDCCSR_ELO	2	3	C0	C1	0	See individual bit resets.	64-bit	Monitor DCC Status Register
DBGDTR_ELO	2	3	C0	C4	0	See individual bit resets.	64-bit	Debug Data Transfer Register, half-duplex
DBGDTRRX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Receive
DBGDTRTX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Transmit

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRFCR_EL1	3	0	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL1)
MDCR_EL2	3	4	C1	C1	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL2)
TRFCR_EL2	3	4	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL2)
IMP_CDBGDR0_EL3	3	6	C15	C0	0	See individual bit resets.	64-bit	Cache Debug Data Register 0

A.2.1 IMP_CDBGDR0_EL3, Cache Debug Data Register 0

Contains data from a preceding cache debug operation.

This register is populated after one of the following operations have been executed:

- SYS IMP_CDBGL1DCDR
- SYS IMP_CDBGL1DCMR
- SYS IMP_CDBGL1DCTR
- SYS IMP_CDBGL1ICDR
- SYS IMP_CDBGL1ICTR
- SYS IMP_CDBGL2CDR
- SYS IMP_CDBGL2CMR
- SYS IMP_CDBGL2CTR
- SYS IMP_CDBGL2TR0
- SYS IMP_CDBGL2TR1
- SYS IMP_CDBGL2TR2

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Debug registers

Access type

RO

Reset value

When SYS IMP_CDBGL1DCDR or SYS IMP_CDBGL2CDR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL1DCMR or SYS IMP_CDBGL2CMR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL1ICDR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL1DCTR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL1DCDTR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL1ICTR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL2CTR is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL2TR0 is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL2TR1 is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When SYS IMP_CDBGL2TR2 is executed

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When SYS IMP_CDBGL1DCDR or SYS IMP_CDBGL2CDR is executed

Figure A-10: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-21: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Data	Data contents of cache at specified Set/Way/Offset	64 { x }

When SYS IMP_CDBGL1DCMR or SYS IMP_CDBGL2CMR is executed

Figure A-11: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-22: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	MTETag	MTE tag contents of cache at specified Set/Way	16 {x}

When SYS IMP_CDBGL1ICDR is executed

Figure A-12: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-23: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	Data	Data contents of cache at specified Set/Way/Offset	32 {x}

When SYS IMP_CDBGL1DCTR is executed

Figure A-13: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-24: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:33]	RES0	Reserved	RES0
[32]	Reserved	Reserved	x

Bits	Name	Description	Reset
[31]	MTE	MTE tag state 0b0 MTE tag invalid 0b1 MTE tag valid	x
[30:29]	MESI	Partial MESI state 0b00 Invalid 0b01 Shared 0b10 Unique Non-transient 0b11 Unique Transient	xx
[28]	NS	Tag security state 0b0 Secure 0b1 Non-secure	x
[27:0]	PA[39:12]	Tag physical address	28 {x}

When SYS IMP_CDBG1DCDTR is executed

Figure A-14: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-25: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:18]	RES0	Reserved	RES0
[17:12]	MPAM_PARTID	MPAM partition ID	6 {x}
[11]	MPAM_PMG	MPAM performance monitoring group	x
[10]	MPAM_NS	Indicates MPAM PARTID space 0b0 Secure physical PARTID space 0b1 Non-secure physical PARTID space	x

Bits	Name	Description	Reset
[9:6]	PBHA	Page-Based Hardware Attributes	xxxx
[5]	Dirty	Indicates whether the cache line data is dirty	x
[4]	MTEDirty	Indicates whether the MTE tag data for the cache line is dirty	x
[3:1]	Metadata	Internal metadata	xxx
[0]	Alloc	Outer allocation hint 0b0 No write allocate 0b1 Write allocate	x

When SYS_IMP_CDBGD1ICTR is executed

Figure A-15: AARCH64_IMP_CDBGDRO_EL3 bit assignments





Table A-26: IMP_CDBGDRO_EL3 bit descriptions

Bits	Name	Description	Reset
[63:30]	RES0	Reserved	RES0
[29]	State	Cache line state 0b0 Invalid 0b1 Valid	x
[28]	NS	Tag security state 0b0 Secure 0b1 Non-secure	x
[27:0]	PA[39:12]	Tag physical address	28 {x}

When SYS_IMP_CDBGD2CTR is executed

Figure A-16: AARCH64_IMP_CDBGDR0_EL3 bit assignments**Table A-27: IMP_CDBGDR0_EL3 bit descriptions**

Bits	Name	Description	Reset
[63:51]	RES0	Reserved	RES0
[50:47]	Metadata	Internal metadata	xxxx
[46:41]	MPAM_PARTID	MPAM partition ID	6{x}
[40]	MPAM_PMG	MPAM performance monitoring group	x
[39]	MPAM_NS	Indicates MPAM PARTID space 0b0 Secure physical PARTID space 0b1 Non-secure physical PARTID space	x
[38:35]	PBHA	Page-Based Hardware Attributes	xxxx
[34]	Source	Cache line source 0b0 Line was brought into complex from outside the cluster 0b1 Line was brought into complex from an L3 hit	x
[33]	Alloc	Outer allocation hint 0b0 No write allocate 0b1 Write allocate	x
[32]	Shareable	Cache line shareability 0b0 Non-shareable 0b1 Outer shareable	x
[31]	Present	Cache line is present in the L1 cache of any of the cores in this complex.	x

Bits	Name	Description	Reset
[30:28]	State	Cache line state 0b000 Invalid. Line can be considered Invalid also when bit [50] is 0b1. 0b001 SharedClean, MTE tags invalid 0b010 UniqueClean, MTE tags invalid 0b011 UniqueDirty, MTE tags invalid 0b100 SharedClean, MTE tags clean 0b101 UniqueClean, MTE tags clean 0b110 UniqueDirty, MTE tags clean 0b111 UniqueDirty, MTE tags dirty	xxx
[27]	NS	Tag security state 0b0 Secure 0b1 Non-secure	x
[26:0]	PA[39:13]	Tag physical address. Depending on L2 cache size, bits [2:0] might be RESO .	27 {x}

When SYS IMP_CDBGL2TR0 is executed

Figure A-17: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-28: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:59]	VMID[4:0]	Lower bits of the VMID value, when supported by the regime	5 {x}
[58:43]	ASID	ASID value, when supported by the regime	16 {x}

Bits	Name	Description	Reset
[42:39]	Regime	<p>Translation regime used to fetch the entry</p> <p>0b0000 Secure EL1&0</p> <p>0b0001 Secure EL2&0</p> <p>0b0010 Secure EL2</p> <p>0b0011 Secure EL3</p> <p>0b0100 Non-secure EL1&0</p> <p>0b0101 Non-secure EL2&0</p> <p>0b0110 Non-secure EL2</p> <p>0b1xxx RESERVED</p>	xxxx
[38:36]	S1Size	<p>The original size of the stage 1 translation</p> <p>0b000 4KB or 16KB</p> <p>0b001 64KB</p> <p>0b010 2MB</p> <p>0b011 8MB</p> <p>0b100 32MB</p> <p>0b101 128MB</p> <p>0b110 512MB</p> <p>0b111 1GB</p>	xxx

Bits	Name	Description	Reset
[35:33]	Size	<p>The size of the entry</p> <p>0b000 16KB</p> <p>0b001 64KB</p> <p>0b010 2MB</p> <p>0b011 8MB</p> <p>0b100 32MB</p> <p>0b101 128MB</p> <p>0b110 512MB</p> <p>0b111 1GB</p>	xxx
32:6	IA	<p>The input address of the entry (VA for main and walk caches, IPA for the IPA cache)</p> <p>IA encoding for For main TLB entries and walk entries</p> <p>26:0 Input virtual address of the entry</p> <p>IA encoding for For IPA entries</p> <p>26 NS bit of input intermediate physical address of the entry</p> <p>25:7 Input intermediate physical address of the entry</p> <p>6:0 Reserved, RES0.</p>	27{x}

Bits	Name	Description	Reset
5:2	PV	<p>Granular validity information for this entry</p> <p>PV encoding for For main TLB entries</p> <p>3:0</p> <p>For 16KB entries indicates if individual 4KB mappings are valid.</p> <p>PV encoding for For medium and large entries</p> <p>3</p> <p>For walk entries, specifies if the stage 1 walk is secure or non-secure.</p> <p>2</p> <p>For IPA entries, specifies whether the mapping size was influenced by the contiguous hint.</p> <p>1:0</p> <p>Indicates type of entry.</p> <p>0b01</p> <p>Walk entry</p> <p>0b10</p> <p>IPA entry</p>	xxxx
[1:0]	Valid	<p>TLB entry valid (one bit per core). When both bits are set the entry is CnP.</p> <p>0b00</p> <p>Invalid</p> <p>0b01</p> <p>Valid, core 0 private</p> <p>0b10</p> <p>Valid, core 1 private</p> <p>0b11</p> <p>Valid, common</p>	xx

When SYS IMP_CDBGD2TR1 is executed

Figure A-18: AARCH64_IMP_CDBGDR0_EL3 bit assignments




Table A-29: IMP_CDBGDR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:50]	PA[27:14]	The lower bits [14:13] of the PA	14{x}

Bits	Name	Description	Reset
[49:48]	S2AP	Stage 2 access permissions	xx
[47:46]	S2Level	Final level of stage 2 page walk used to generate PA	xx
[45:44]	S2XN	S2 execute never permissions	xx
[43:42]	S1XN	S1 execute never permissions	xx
[41]	RES0	Reserved	RES0
[40]	NS_PA	NS bit for the PA space	x
[39:38]	PA3[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 3 (only for 16k pages)	xx
[37:36]	PA2[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 2 (only for 16k pages)	xx
[35:34]	PA1[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 1 (only for 16k pages)	xx
[33:32]	PA0[13:12]	Low bits of PA for the clustered entry with VA[13:12] == 0 (only for 16k pages)	xx
[31]	VARange	The VA range for translation regimes which support two VA ranges 0b0 Lower VA range 0b1 Upper VA range	x
[30:27]	PBHA	Page-Based Hardware Attributes	xxxx

Bits	Name	Description	Reset
[26:20]	Attributes	<p>Memory attributes for the entry</p> <p>0b×000×00 Device-nGnRnE.</p> <p>0b×000×01 Device-nGnRE.</p> <p>0b×000×10 Device-nGRE.</p> <p>0b×000×11 Device-GRE.</p> <p>0b×0010:Outer[1:0] Normal memory, Inner Non-cacheable, Outer Write-Back. Outer[1:0] are the outer allocation hints.</p> <p>0b×0011:Outer[1:0] Normal memory, Inner Write-Through, Outer Write-Back. Outer[1:0] are the outer allocation hints.</p> <p>0b×0100:Outer[1:0] Normal memory, Inner Non-cacheable, Outer Write-Through. Outer[1:0] are the outer allocation hints.</p> <p>0b×0101:Outer[1:0] Normal memory, Inner Write-Back, Outer Write-Through. Outer[1:0] are the outer allocation hints.</p> <p>0b×0110:Outer[1:0] Normal memory, Inner Write-Through, Outer Write-Through. Outer[1:0] are the outer allocation hints.</p> <p>0b×011100 Normal memory, Inner Non-cacheable, Outer Non-cacheable.</p> <p>0b×011101 Normal memory, Inner Write-Back, Outer Non-cacheable.</p> <p>0b×011110 Normal memory, Inner Write-Through, Outer Non-cacheable.</p> <p>0b010:Inner[1:0]:Outer[1:0] Normal memory, Inner Write-Back, Outer Write-Back Non-transient. Inner[1:0] are the inner allocation hints and Outer[1:0] are the outer allocation hints.</p> <p>0b011:Inner[1:0]:Outer[1:0] Normal memory, Inner Write-Back, Outer Write-Back Transient. Inner[1:0] are the inner allocation hints and Outer[1:0] are the outer allocation hints.</p> <p>0b110:Inner[1:0]:Outer[1:0] Tagged Normal memory, Inner Write-Back, Outer Write-Back Non-transient. Inner[1:0] are the inner allocation hints and Outer[1:0] are the outer allocation hints.</p>	7 {x}

Bits	Name	Description	Reset
[19:18]	SH	Shareability 0b00 Non-shareable 0b10 Outer shareable 0b11 Inner shareable Note: Device memory is always outer shareable.	xx
[17]	S2FWB	Stage 2 forced attributes to be WB	x
[16]	nG	Not global	x
[15]	GP	Guarded page	x
[14]	S2DBM	Stage 2 Dirty Bit Modifier	x
[13]	S1DBM	Stage 1 Dirty Bit Modifier	x
[12:11]	AP[2:1]	Stage 1 access permissions	xx
[10:0]	VMID[15:5]	Upper bits of the VMID value, when supported by the regime	11 {x}

When SYS IMP_CDBGD0_EL3 is executed

Figure A-19: AARCH64_IMP_CDBGD0_EL3 bit assignments




Table A-30: IMP_CDBGD0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11:0]	PA[39:28]	The Upper bits [39:28] of the PA	12 {x}

Access

MRS <Xt>, S3_6_C15_C0_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b000

Accessibility

MRS <Xt>, S3_6_C15_C0_0

```
if PSTATE.EL == EL0 then
```

```

    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CDBGDR0_EL3;

```

A.3 AArch64 GIC system registers summary

The following summary table provides an overview of all GIC system registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-32: GIC system registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Priority Mask Register
ICV_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Priority Mask Register
ICC_IAR0_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 0
ICV_IAR0_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 0
ICC_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 0
ICV_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 0
ICC_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 0
ICV_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
ICC_BPRO0_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 0
ICV_BPRO0_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 0
ICC_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 0 Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICV_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers
ICC_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 1 Registers
ICV_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers
ICC_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Interrupt Register
ICV_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Virtual Interrupt Register
ICC_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Running Priority Register
ICV_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Running Priority Register
ICC_SGI1R_EL1	3	0	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 1 Register
ICC_ASIG1R_EL1	3	0	C12	C11	6	See individual bit resets.	64-bit	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
ICC_SGI0R_EL1	3	0	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 0 Register
ICC_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 1
ICV_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 1
ICC_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 1
ICV_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 1
ICC_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 1
ICV_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1
ICC_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 1
ICV_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 1
ICC_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL1)
ICV_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Control Register
ICC_SRE_EL1	3	0	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL1)
ICC_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 0 Enable Register
ICV_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 0 Enable Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register
ICV_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 1 Enable Register
ICH_AP0R0_EL2	3	4	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 0 Registers
ICH_AP1R0_EL2	3	4	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 1 Registers
ICC_SRE_EL2	3	4	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL2)
ICH_HCR_EL2	3	4	C12	C11	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Control Register
ICH_VTR_EL2	3	4	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller VGIC Type Register
ICH_MISR_EL2	3	4	C12	C11	2	See individual bit resets.	64-bit	Interrupt Controller Maintenance Interrupt State Register
ICH_EISR_EL2	3	4	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller End of Interrupt Status Register
ICH_ELSR_EL2	3	4	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Empty List Register Status Register
ICH_VMCR_EL2	3	4	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Machine Control Register
ICH_LR0_EL2	3	4	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR1_EL2	3	4	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR2_EL2	3	4	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR3_EL2	3	4	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICC_CTLR_EL3	3	6	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL3)
ICC_SRE_EL3	3	6	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL3)
ICC_IGRPEN1_EL3	3	6	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register (EL3)

A.3.1 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Registers

Provides information about Group 0 active priorities.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICC_AP0R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-20: AARCH64_ICC_AP0R0_EL1 bit assignments




Table A-33: ICC_AP0R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31:0]	P<x>	Provides the access to the active priorities for Group 0 interrupts. Possible values of each bit are: 0b0 There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop. 0b1 There is a Group 0 interrupt active with this priority level which has not undergone priority drop. There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

MRS <Xt>, ICC_AP0R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

MSR ICC_AP0R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP0R2_EL1 and ICC_AP0R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.



Note

The number of bits of preemption is indicated by ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- ICC_AP0R0_EL1.
- Secure ICC_AP1R0_EL1.

- Non-secure ICC_AP1R0_EL1.

MRS <Xt>, ICC_AP0R0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_AP0R_EL1[0];
    elseif SCR_EL3.FIQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ICC_AP0R_EL1[0];

```

MSR ICC_AP0R0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_AP0R_EL1[0] = X[t, 64];
    elseif SCR_EL3.FIQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL3 then
        ICC_AP0R_EL1[0] = X[t, 64];

```

A.3.2 ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers

Provides information about virtual Group 0 active priorities.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICV_AP0R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-21: AARCH64_ICV_AP0R0_EL1 bit assignments




Table A-36: ICV_AP0R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P<x>	Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are: 0b0 There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop. 0b1 There is a Group 0 interrupt active with this priority level which has not undergone priority drop. There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

MRS <Xt>, ICC_AP0R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

MSR ICC_AP0R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP0R2_EL1 and ICV_AP0R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- ICV_AP0R0_EL1.
- ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP0R0_EL1

```
if PSTATE.EL == EL0 then
```

```

    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_AP0R_EL1[0];
    elseif SCR_EL3.FIQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ICC_AP0R_EL1[0];

```

MSR ICC_AP0R0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_AP0R_EL1[0] = X[t, 64];
    elseif SCR_EL3.FIQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL3 then
        ICC_AP0R_EL1[0] = X[t, 64];

```

A.3.3 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers

Provides information about Group 1 active priorities.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICC_AP1R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-22: AARCH64_ICC_AP1R0_EL1 bit assignments




Table A-39: ICC_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P<x>	<p>Group 1 interrupt active priorities. When SCR_EL3.NS == '1', accesses the priorities for Non-secure Group 1 interrupts, and when SCR_EL3.NS == '0' accesses the priorities for Secure Group 1 interrupts. Possible values of each bit are:</p> <p>0b0</p> <p>There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop.</p> <p>0b1</p> <p>There is a Group 1 interrupt active with this priority level which has not undergone priority drop.</p> <p>There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].</p> <p>When accessed from non-secure EL2 or EL1, only the 16 lowest-priority interrupts are visible in bits [15:0] of this register.</p>	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

MRS <Xt>, ICC_AP1R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

MSR ICC_AP1R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP1R2_EL1 and ICC_AP1R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.

**Note**

The number of bits of preemption is indicated by ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- ICC_AP0R0_EL1.
- Secure ICC_AP1R0_EL1.
- Non-secure ICC_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_AP1R_EL1[0];
    elseif SCR_EL3.IRQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.IRQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_AP1R_EL1_S[0];
        else
            X[t, 64] = ICC_AP1R_EL1_NS[0];

```

MSR ICC_AP1R0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);

```



```

elseif EL2Enabled() && HCR_EL2.IMO == '1' then
    ICV_AP1R_EL1[0] = X[t, 64];
elseif SCR_EL3.IRQ == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        ICC_AP1R_EL1_S[0] = X[t, 64];
    else
        ICC_AP1R_EL1_NS[0] = X[t, 64];

```

A.3.4 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers

Provides information about virtual Group 1 active priorities.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICV_AP1R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-23: AARCH64_ICV_AP1R0_EL1 bit assignments




Table A-42: ICV_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P<x>	Group 1 interrupt active priorities. Possible values of each bit are: 0b0 There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop. 0b1 There is a Group 1 interrupt active with this priority level which has not undergone priority drop. There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

MRS <Xt>, ICC_AP1R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

MSR ICC_AP1R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP1R2_EL1 and ICV_AP1R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- ICV_AP0R0_EL1.
- ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_AP1R_EL1[0];
    elseif SCR_EL3.IRQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.IRQ == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_AP1R_EL1_S[0];
        else
            X[t, 64] = ICC_AP1R_EL1_NS[0];

```

MSR ICC_AP1R0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_AP1R_EL1[0] = X[t, 64];
    elseif SCR_EL3.IRQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        ICC_AP1R_EL1_S[0] = X[t, 64];
    else
        ICC_AP1R_EL1_NS[0] = X[t, 64];

```

A.3.5 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICC_CTLR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	10xx	1000	0100	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-24: AARCH64_ICC_CTLR_EL1 bit assignments




Table A-45: ICC_CTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	0b1
[18]	RSS	Range Selector Support. Possible values are: 0b0 Targeted SGLs with affinity level 0 values of 0 - 15 are supported.	0b0
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. Possible values are: 0b1 The CPU interface logic supports nonzero values of Affinity 3 in SGL generation System registers.	0b1
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs: 0b0 The CPU interface logic does not support local generation of SEIs.	0b0
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported: 0b000 16 bits.	0b000

Bits	Name	Description	Reset
[10:8]	PRIbits	<p>Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</p> <p>An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).</p> <p>An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).</p> <p>Note: This field always returns the number of priority bits implemented, regardless of the Security state of the access or the value of GICD_CTLR.DS.</p> <p>For physical accesses, this field determines the minimum value of ICC_BPR0_EL1.</p> <p>If EL3 is implemented, physical accesses return the value from ICC_CTLR_EL3.PRIbits.</p> <p>0b100 Five bits of priority are implemented</p>	0b100
[7]	RES0	Reserved	RES0
[6]	PMHE	<p>Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution:</p> <p>0b0 Disables use of ICC_PMR_EL1 as a hint for interrupt distribution.</p> <p>0b1 Enables use of ICC_PMR_EL1 as a hint for interrupt distribution.</p>	x
[5:2]	RES0	Reserved	RES0
[1]	EOImode	<p>EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt:</p> <p>0b0 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE.</p> <p>0b1 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality.</p>	x
[0]	CBPR	<p>Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts:</p> <p>0b0 ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only.</p> <p>ICC_BPR1_EL1 determines the preemption group for Group 1 interrupts.</p> <p>0b1 ICC_BPR0_EL1 determines the preemption group for both Group 0 and Group 1 interrupts.</p>	x

Access

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_CTLR_EL1_S;
            else
                X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elseif SCR_EL3.<IRQ,FIQ> == '11' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_CTLR_EL1_S;
            else
                X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;

```

MSR ICC_CTLR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if EL3SDDUndef() then

```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elsif SCR_EL3.<IRQ,FIQ> == '11' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                if SCR_EL3.NS == '0' then
                    ICC_CTLR_EL1_S = X[t, 64];
                else
                    ICC_CTLR_EL1_NS = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
```

A.3.6 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register

Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICV_CTLR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	10xx	1000	0100	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-25: AARCH64_ICV_CTLR_EL1 bit assignments




Table A-48: ICV_CTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	0b1
[18]	RSS	Range Selector Support. 0b0 Targeted SGIs with affinity level 0 values of 0 - 15 are supported.	0b0
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. 0b1 The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.	0b1
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the virtual CPU interface supports local generation of SEIs. 0b0 The virtual CPU interface logic does not support local generation of SEIs.	0b0
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. Indicates the number of virtual interrupt identifier bits supported. 0b000 16 bits.	0b000
[10:8]	PRIbits	Indicates the number of virtual priority bits implemented. An implementation must implement at least 32 levels of virtual priority (5 priority bits). The division between group priority and subpriority is defined in the binary point registers ICV_BPRO_EL1 and ICV_BPR1_EL1. 0b100 Five bits of priority are implemented	0b100
[7:2]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[1]	EOImode	Virtual EOI mode. Controls whether a write to an End of Interrupt register also deactivates the virtual interrupt: 0b0 ICV_EOIRO_EL1 and ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR_EL1 are UNPREDICTABLE . 0b1 ICV_EOIRO_EL1 and ICV_EOIR1_EL1 provide priority drop functionality only. ICV_DIR_EL1 provides interrupt deactivation functionality.	x
[0]	CBPR	Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts: 0b0 ICV_BPR1_EL1 determines the preemption group for virtual Group 1 interrupts. 0b1 Non-secure reads of ICV_BPR1_EL1 return ICV_BPRO_EL1 plus one, saturated to 0b111. Non-secure writes to ICV_BPR1_EL1 are ignored. Secure reads of ICV_BPR1_EL1 return ICV_BPRO_EL1. Secure writes of ICV_BPR1_EL1 modify ICV_BPRO_EL1.	x

Access

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif SCR_EL3.<IRQ,FIQ> == '11' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        end
    end
end

```

```

        else
            X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elseif SCR_EL3.<IRQ,FIQ> == '11' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_CTLR_EL1_S;
            else
                X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;

```

MSR ICC_CTLR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        ICC_CTLR_EL1_S = X[t, 64];
    else
        ICC_CTLR_EL1_NS = X[t, 64];

```

A.3.7 ICH_VTR_EL2, Interrupt Controller VGIC Type Register

Reports supported GIC virtualization features.

Configurations

If EL2 is not implemented, all bits in this register are **RES0** from EL3, except for nV4, which is **RES1** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICH_VTR_EL2 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1001	0000	0010	10xx	xxxx	xxxx	xxx0	0011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-26: AARCH64_ICH_VTR_EL2 bit assignments




Table A-51: ICH_VTR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	PRIbits	<p>Priority bits. Indicates the number of virtual priority bits implemented, minus one.</p> <p>An implementation must implement at least 32 levels of virtual priority (5 priority bits).</p> <p>This field is an alias of ICV_CTLR_EL1.PRIbits.</p> <p>0b100</p> <p>Five virtual priority bits are implemented</p>	0b100
[28:26]	PREbits	<p>Preemption bits. Indicates the number of virtual preemption bits implemented, minus one.</p> <p>An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).</p> <p>The value of this field must be less than or equal to the value of ICH_VTR_EL2.PRIbits.</p> <p>This field determines the minimum value of ICH_VMCR_EL2.VBPR0.</p> <p>0b100</p> <p>Five virtual preemption bits are implemented</p>	0b100
[25:23]	IDbits	<p>The number of virtual interrupt identifier bits supported:</p> <p>0b000</p> <p>16 bits.</p>	0b000
[22]	SEIS	<p>SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:</p> <p>0b0</p> <p>The virtual CPU interface logic does not support generation of SEIs.</p>	0b0
[21]	A3V	<p>Affinity 3 Valid.</p> <p>0b1</p> <p>The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.</p>	0b1
[20]	nV4	<p>Direct injection of virtual interrupts not supported.</p> <p>0b0</p> <p>The CPU interface logic supports direct injection of virtual interrupts.</p>	0b0
[19]	TDS	<p>Separate trapping of EL1 writes to ICV_DIR_EL1 supported.</p> <p>0b1</p> <p>Implementation supports ICH_HCR_EL2.TDIR.</p>	0b1
[18]	DVIM	<p>Masking of directly-injected virtual interrupts.</p> <p>0b0</p> <p>Masking of Directly-injected Virtual Interrupts not supported.</p>	0b0
[17:5]	RES0	Reserved	RES0
[4:0]	ListRegs	<p>List Registers. Indicates the number of List registers implemented, minus one.</p> <p>0b00011</p> <p>Four list registers are implemented</p>	0b00011

Access

MRS <Xt>, ICH_VTR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1011	0b001

Accessibility

MRS <Xt>, ICH_VTR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ICH_VTR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ICH_VTR_EL2;
```

A.3.8 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is present only when the GICCDISABLE input is LOW. Otherwise, direct accesses to ICC_CTLR_EL3 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	101x	1000	0100	x0xx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-27: AARCH64_ICC_CTLR_EL3 bit assignments




Table A-53: ICC_CTLR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	0b1
[18]	RSS	Range Selector Support. 0b0 Targeted SGIs with affinity level 0 values of 0-15 are supported.	0b0
[17]	nDS	Disable Security not supported. Read-only and writes are ignored. 0b1 The CPU interface logic does not support disabling of security, and requires that security is not disabled.	0b1
[16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. 0b1 The CPU interface logic supports nonzero values of the Aff3 field in SGI generation System registers.	0b1
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports generation of SEIs: 0b0 The CPU interface logic does not support generation of SEIs.	0b0
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. Indicates the number of physical interrupt identifier bits supported. 0b000 16 bits.	0b000

Bits	Name	Description	Reset
[10:8]	PRIbits	<p>Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.</p> <p>An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits).</p> <p>An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits).</p> <p>Note: This field always returns the number of priority bits implemented, regardless of the value of SCR_EL3.NS or the value of GICD_CTLR.DS.</p> <p>The division between group priority and subpriority is defined in the binary point registers ICC_BPRO_EL1 and ICC_BPR1_EL1.</p> <p>This field determines the minimum value of ICC_BPRO_EL1.</p> <p>0b100 Five bits of priority are implemented</p>	0b100
[7]	RES0	Reserved	RES0
[6]	PMHE	<p>Priority Mask Hint Enable.</p> <p>0b0 Disables use of the priority mask register as a hint for interrupt distribution.</p> <p>0b1 Enables use of the priority mask register as a hint for interrupt distribution.</p>	0b0
[5]	RES0	Reserved	RES0
[4]	EOImode_EL1NS	<p>EOI mode for interrupts handled at Non-secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt.</p> <p>0b0 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE.</p> <p>0b1 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality.</p>	x
[3]	EOImode_EL1S	<p>EOI mode for interrupts handled at Secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt.</p> <p>0b0 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE.</p> <p>0b1 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality.</p>	x

Bits	Name	Description	Reset
[2]	EOImode_EL3	EOI mode for interrupts handled at EL3. Controls whether a write to an End of Interrupt register also deactivates the interrupt. 0b0 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICC_DIR_EL1 are UNPREDICTABLE . 0b1 ICC_EOIR0_EL1 and ICC_EOIR1_EL1 provide priority drop functionality only. ICC_DIR_EL1 provides interrupt deactivation functionality.	x
[1]	CBPR_EL1NS	Common Binary Point Register, EL1 Non-secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Non-secure interrupts at EL1 and EL2. 0b0 ICC_BPRO0_EL1 determines the preemption group for Group 0 interrupts only. ICC_BPR1_EL1 determines the preemption group for Non-secure Group 1 interrupts. 0b1 ICC_BPRO0_EL1 determines the preemption group for Group 0 interrupts and Non-secure Group 1 interrupts. Non-secure accesses to GICC_BPR and ICC_BPR1_EL1 access the state of ICC_BPRO0_EL1.	x
[0]	CBPR_EL1S	Common Binary Point Register, EL1 Secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Secure interrupts at EL1 and EL2. 0b0 ICC_BPRO0_EL1 determines the preemption group for Group 0 interrupts only. ICC_BPR1_EL1 determines the preemption group for Secure Group 1 interrupts. 0b1 ICC_BPRO0_EL1 determines the preemption group for Group 0 interrupts and Secure Group 1 interrupts. Secure EL1 accesses to ICC_BPR1_EL1 access the state of ICC_BPRO0_EL1.	x

Access

MRS <Xt>, ICC_CTLR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

MSR ICC_CTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL3

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;

```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = ICC_CTLR_EL3;
```

MSR ICC_CTLR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    ICC_CTLR_EL3 = X[t, 64];
```

A.4 AArch64 Generic System Control registers summary

The following summary table provides an overview of all Generic System Control registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-56: Generic System Control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ACTLR_EL1	3	0	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL1)
RGSR_EL1	3	0	C1	C0	5	See individual bit resets.	64-bit	Random Allocation Tag Seed Register.
GCR_EL1	3	0	C1	C0	6	See individual bit resets.	64-bit	Tag Control Register.
TTBR0_EL1	3	0	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL1)
TTBR1_EL1	3	0	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL1)
TCR_EL1	3	0	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL1)
APIAKeyLo_EL1	3	0	C2	C1	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[63:0])
APIAKeyHi_EL1	3	0	C2	C1	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[127:64])
APIBKeyLo_EL1	3	0	C2	C1	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[63:0])

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
APIBKeyHi_EL1	3	0	C2	C1	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[127:64])
APDAKeyLo_EL1	3	0	C2	C2	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[63:0])
APDAKeyHi_EL1	3	0	C2	C2	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[127:64])
APDBKeyLo_EL1	3	0	C2	C2	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[63:0])
APDBKeyHi_EL1	3	0	C2	C2	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[127:64])
APGAKeyLo_EL1	3	0	C2	C3	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[63:0])
APGAKeyHi_EL1	3	0	C2	C3	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[127:64])
SPSel	3	0	C4	C2	0	See individual bit resets.	64-bit	Stack Pointer Select
CurrentEL	3	0	C4	C2	2	See individual bit resets.	64-bit	Current Exception Level
PAN	3	0	C4	C2	3	See individual bit resets.	64-bit	Privileged Access Never
UAO	3	0	C4	C2	4	See individual bit resets.	64-bit	User Access Override
AFSR0_EL1	3	0	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL1)
AFSR1_EL1	3	0	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL1)
ESR_EL1	3	0	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL1)
TFSR_EL1	3	0	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL1)
TFSRE0_EL1	3	0	C5	C6	1	See individual bit resets.	64-bit	Tag Fault Status Register (EL0).
FAR_EL1	3	0	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL1)
PAR_EL1	3	0	C7	C4	0	See individual bit resets.	64-bit	Physical Address Register
MAIR_EL1	3	0	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL1)
AMAIR_EL1	3	0	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)
LORSA_EL1	3	0	C10	C4	0	See individual bit resets.	64-bit	LORegion Start Address (EL1)
LOREA_EL1	3	0	C10	C4	1	See individual bit resets.	64-bit	LORegion End Address (EL1)
LORN_EL1	3	0	C10	C4	2	See individual bit resets.	64-bit	LORegion Number (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
LORC_EL1	3	0	C10	C4	3	See individual bit resets.	64-bit	LORegion Control (EL1)
LORID_EL1	3	0	C10	C4	7	See individual bit resets.	64-bit	LORegionID (EL1)
VBAR_EL1	3	0	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL1)
ISR_EL1	3	0	C12	C1	0	See individual bit resets.	64-bit	Interrupt Status Register
CONTEXTIDR_EL1	3	0	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL1)
TPIDR_EL1	3	0	C13	C0	4	See individual bit resets.	64-bit	EL1 Software Thread ID Register
SCXTNUM_EL1	3	0	C13	C0	7	See individual bit resets.	64-bit	EL1 Read/Write Software Context Number
IMP_CPUACTLR_EL1	3	0	C15	C1	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR2_EL1	3	0	C15	C1	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register 2
IMP_CPUACTLR3_EL1	3	0	C15	C1	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register 3
IMP_CMPXACTLR_EL1	3	0	C15	C1	3	See individual bit resets.	64-bit	Complex Auxiliary Control Register
IMP_CPUECTLR_EL1	3	0	C15	C1	4	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CMPXECTLR_EL1	3	0	C15	C1	7	See individual bit resets.	64-bit	Complex Extended Control Register
IMP_CPUPWRCTLR_EL1	3	0	C15	C2	7	See individual bit resets.	64-bit	CPU Power Control Register
IMP_ATCR_EL1	3	0	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
AIDR_EL1	3	1	C0	C0	7	See individual bit resets.	64-bit	Auxiliary ID Register
NZCV	3	3	C4	C2	0	See individual bit resets.	64-bit	Condition Flags
DAIF	3	3	C4	C2	1	See individual bit resets.	64-bit	Interrupt Mask Bits
DIT	3	3	C4	C2	5	See individual bit resets.	64-bit	Data Independent Timing
SSBS	3	3	C4	C2	6	See individual bit resets.	64-bit	Speculative Store Bypass Safe
TCO	3	3	C4	C2	7	See individual bit resets.	64-bit	Tag Check Override
FPCR	3	3	C4	C4	0	See individual bit resets.	64-bit	Floating-point Control Register
FPSR	3	3	C4	C4	1	See individual bit resets.	64-bit	Floating-point Status Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TPIDR_ELO	3	3	C13	C0	2	See individual bit resets.	64-bit	EL0 Read/Write Software Thread ID Register
TPIDRRO_ELO	3	3	C13	C0	3	See individual bit resets.	64-bit	EL0 Read-Only Software Thread ID Register
SCXTNUM_ELO	3	3	C13	C0	7	See individual bit resets.	64-bit	EL0 Read/Write Software Context Number
ACTLR_EL2	3	4	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL2)
HACR_EL2	3	4	C1	C1	7	See individual bit resets.	64-bit	Hypervisor Auxiliary Control Register
TTBR0_EL2	3	4	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL2)
TTBR1_EL2	3	4	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL2)
TCR_EL2	3	4	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL2)
VTTBR_EL2	3	4	C2	C1	0	See individual bit resets.	64-bit	Virtualization Translation Table Base Register
VTCR_EL2	3	4	C2	C1	2	See individual bit resets.	64-bit	Virtualization Translation Control Register
VSTTBR_EL2	3	4	C2	C6	0	See individual bit resets.	64-bit	Virtualization Secure Translation Table Base Register
VSTCR_EL2	3	4	C2	C6	2	See individual bit resets.	64-bit	Virtualization Secure Translation Control Register
AFSR0_EL2	3	4	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSR1_EL2	3	4	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL2)
ESR_EL2	3	4	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL2)
TFSR_EL2	3	4	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL2)
FAR_EL2	3	4	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL2)
HPFAR_EL2	3	4	C6	C0	4	See individual bit resets.	64-bit	Hypervisor IPA Fault Address Register
MAIR_EL2	3	4	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL2)
AMAIR_EL2	3	4	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)
VBAR_EL2	3	4	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL2)
CONTEXTIDR_EL2	3	4	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL2)
TPIDR_EL2	3	4	C13	C0	2	See individual bit resets.	64-bit	EL2 Software Thread ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SCXTNUM_EL2	3	4	C13	C0	7	See individual bit resets.	64-bit	EL2 Read/Write Software Context Number
IMP_ATCR_EL2	3	4	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	4	C15	C7	1	See individual bit resets.	64-bit	CPU Auxiliary Virtualization Translation Control Register
ACTLR_EL3	3	6	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL3)
SCR_EL3	3	6	C1	C1	0	See individual bit resets.	64-bit	Secure Configuration Register
CPTR_EL3	3	6	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL3)
MDCR_EL3	3	6	C1	C3	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
TTBR0_EL3	3	6	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL3)
TCR_EL3	3	6	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL3)
AFSR0_EL3	3	6	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL3)
AFSR1_EL3	3	6	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL3)
ESR_EL3	3	6	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL3)
TFSR_EL3	3	6	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL3)
FAR_EL3	3	6	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL3)
MAIR_EL3	3	6	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL3)
AMAIR_EL3	3	6	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
VBAR_EL3	3	6	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL3)
RVBAR_EL3	3	6	C12	C0	1	See individual bit resets.	64-bit	Reset Vector Base Address Register (if EL3 implemented)
RMR_EL3	3	6	C12	C0	2	See individual bit resets.	64-bit	Reset Management Register (EL3)
TPIDR_EL3	3	6	C13	C0	2	See individual bit resets.	64-bit	EL3 Software Thread ID Register
SCXTNUM_EL3	3	6	C13	C0	7	See individual bit resets.	64-bit	EL3 Read/Write Software Context Number
IMP_CPUPSELR_EL3	3	6	C15	C4	0	See individual bit resets.	64-bit	Instruction Private Select Register
IMP_CPUPCR_EL3	3	6	C15	C4	1	See individual bit resets.	64-bit	Selected Instruction Private Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CPUPOR_EL3	3	6	C15	C4	2	See individual bit resets.	64-bit	Selected Instruction Private Opcode Register
IMP_CPUPMR_EL3	3	6	C15	C4	3	See individual bit resets.	64-bit	Selected Instruction Private Mask Register
IMP_ATCR_EL3	3	6	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register

A.4.1 ACTLR_EL1, Auxiliary Control Register (EL1)

Provides **IMPLEMENTATION DEFINED** configuration and control options for execution at EL1 and EL0.



Arm recommends the contents of this register have no effect on the PE when the Effective value of HCR_EL2.{E2H, TGE} is {1, 1}, and instead the configuration and control fields are provided by the ACTLR_EL2 register. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-28: AARCH64_ACTLR_EL1 bit assignments




Table A-57: ACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ACTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b001

MSR ACTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ACTLR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ACTLR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ACTLR_EL1;
```

MSR ACTLR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        ACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    ACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
```



```
ACTLR_EL1 = X[t, 64];
```

A.4.2 AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-29: AARCH64_AFSR0_EL1 bit assignments




Table A-60: AFSR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MSR AFSR0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MRS <Xt>, AFSR0_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b000

MSR AFSR0_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b000

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL3 using the mnemonic AFSR0_EL1 or AFSR0_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR0_EL1;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR0_EL2;
    else
        X[t, 64] = AFSR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL1;

```

MSR AFSR0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR0_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR0_EL2 = X[t, 64];

```

```

    else
        AFSR0_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        AFSR0_EL1 = X[t, 64];

```

MRS <Xt>, AFSR0_EL12

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR0_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR0_EL1;
    else
        UNDEFINED;

```

MSR AFSR0_EL12, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR0_EL1 = X[t, 64];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        AFSR0_EL1 = X[t, 64];
    else
        UNDEFINED;

```

A.4.3 AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-30: AARCH64_AFSR1_EL1 bit assignments




Table A-65: AFSR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MSR AFSR1_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MRS <Xt>, AFSR1_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

MSR AFSR1_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL3 using the mnemonic AFSR1_EL1 or AFSR1_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR1_EL2;
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL1;
```

MSR AFSR1_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR1_EL2 = X[t, 64];
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL1 = X[t, 64];
```

MRS <Xt>, AFSR1_EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR1_EL1;
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR1_EL1;
    else
        UNDEFINED;
```

MSR AFSR1_EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR1_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        AFSR1_EL1 = X[t, 64];
    else
        UNDEFINED;
```

A.4.4 PAR_EL1, Physical Address Register

Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

When GetPAR_EL1_F() == 0

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When GetPAR_EL1_F() == 1

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When GetPAR_EL1_F() == 0

This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

On a successful conversion, the PAR_EL1 can return a value that indicates the resulting attributes, rather than the values that appear in the Translation table descriptors. More precisely:

- The PAR_EL1.{ATTR, SH} fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the Translation table descriptors.
- See the PAR_EL1.NS bit description for constraints on the value it returns.

Figure A-31: AARCH64_PAR_EL1 bit assignments




Table A-70: PAR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	ATTR	Memory attributes for the returned output address. This field uses the same encoding as the Attr<n> fields in MAIR_EL1, MAIR_EL2, and MAIR_EL3. The value returned in this field can be the resulting attribute that is actually implemented by the implementation, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the Translation table descriptor. Note: The attributes presented are consistent with the stages of translation applied in the address translation instruction. If the instruction performed a stage 1 translation only, the attributes are from the stage 1 translation. If the instruction performed a stage 1 and stage 2 translation, the attributes are from the combined stage 1 and stage 2 translation.	8 {x}
[55:48]	RES0	Reserved	RES0
[47:12]	PA[47:12]	Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[47:12]. For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are RES0.	36 {x}
[11]	RES1	Reserved	RES1
[10]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[9]	NS	<p>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</p> <p>For a result from a Secure translation regime, when SCR_EL3.EEL2 is 1, this bit distinguishes between the Secure and Non-secure intermediate physical address space of the translation for the instructions:</p> <ul style="list-style-type: none"> In AArch64 state: AT S1E1R, AT S1E1W, AT S1E1RP, AT S1E1WP, AT S1E0R, and AT S1E0W. <p>Otherwise, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</p> <p>For a result from a Non-secure translation regime, this bit is UNKNOWN.</p>	x
[8:7]	SH	<p>Shareability attribute, for the returned output address.</p> <p>0b00 Non-shareable.</p> <p>0b10 Outer Shareable.</p> <p>0b11 Inner Shareable.</p> <p>The value 0b01 is reserved.</p> <p>Note: This field returns the value 0b10 for:</p> <ul style="list-style-type: none"> Any type of Device memory. Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes. <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the Translation table descriptor.</p>	xx
[6:1]	RES0	Reserved	RES0
[0]	F	<p>Indicates whether the instruction performed a successful address translation.</p> <p>0b0 Address translation completed successfully.</p>	x

When GetPAR_EL1_F() == 1

This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.

Figure A-32: AARCH64_PAR_EL1 bit assignments




Table A-71: PAR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11]	RES1	Reserved	RES1
[10]	RES0	Reserved	RES0
[9]	S	Indicates the translation stage at which the translation aborted: 0b0 Translation aborted because of a fault in the stage 1 translation. 0b1 Translation aborted because of a fault in the stage 2 translation.	x
[8]	PTW	If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.	x
[7]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[6:1]	FST	<p>Fault status code, as shown in the Data Abort exception ESR encoding.</p> <p>0b000000 Address size fault, level 0 of translation or translation table base register.</p> <p>0b000001 Address size fault, level 1.</p> <p>0b000010 Address size fault, level 2.</p> <p>0b000011 Address size fault, level 3.</p> <p>0b000100 Translation fault, level 0.</p> <p>0b000101 Translation fault, level 1.</p> <p>0b000110 Translation fault, level 2.</p> <p>0b000111 Translation fault, level 3.</p> <p>0b001001 Access flag fault, level 1.</p> <p>0b001010 Access flag fault, level 2.</p> <p>0b001011 Access flag fault, level 3.</p> <p>0b001101 Permission fault, level 1.</p> <p>0b001110 Permission fault, level 2.</p> <p>0b001111 Permission fault, level 3.</p> <p>0b010100 Synchronous External abort on translation table walk or hardware update of translation table, level 0.</p> <p>0b010101 Synchronous External abort on translation table walk or hardware update of translation table, level 1.</p> <p>0b010110 Synchronous External abort on translation table walk or hardware update of translation table, level 2.</p> <p>0b010111 Synchronous External abort on translation table walk or hardware update of translation table, level 3.</p> <p>0b110000 TLB conflict abort.</p> <p>0b110001 Unsupported atomic hardware update fault.</p>	6 {x}

Bits	Name	Description	Reset
[0]	F	Indicates whether the instruction performed a successful address translation. 0b1 Address translation aborted.	x

Access

MRS <Xt>, PAR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0111	0b0100	0b000

MSR PAR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0111	0b0100	0b000

Accessibility

MRS <Xt>, PAR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGRTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = PAR_EL1<63:0>;
elseif PSTATE.EL == EL2 then
    X[t, 64] = PAR_EL1<63:0>;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PAR_EL1<63:0>;
```

MSR PAR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.PAR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        PAR_EL1<63:0> = X[t, 64];
elseif PSTATE.EL == EL2 then
    PAR_EL1<63:0> = X[t, 64];
elseif PSTATE.EL == EL3 then
    PAR_EL1<63:0> = X[t, 64];
```

A.4.5 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by MAIR_EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-33: AARCH64_AMAIR_EL1 bit assignments




Table A-74: AMAIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AMAIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MSR AMAIR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MRS <Xt>, AMAIR_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	0b000

MSR AMAIR_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	0b000

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL3 using the mnemonic AMAIR_EL1 or AMAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AMAIR_EL1;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AMAIR_EL2;
    else
        X[t, 64] = AMAIR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL1;

```

MSR AMAIR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AMAIR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AMAIR_EL2 = X[t, 64];
    else
        AMAIR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AMAIR_EL1 = X[t, 64];

```

MRS <Xt>, AMAIR_EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AMAIR_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        X[t, 64] = AMAIR_EL1;
    else
        UNDEFINED;
```

MSR AMAIR_EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AMAIR_EL1 = X[t, 64];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ELIsInHost(EL2) then
        AMAIR_EL1 = X[t, 64];
    else
        UNDEFINED;
```

A.4.6 LORID_EL1, LORegionID (EL1)

Indicates the number of LORegions and LORegion descriptors supported by the PE.

Configurations

If no LORegion descriptors are implemented, then the registers LORC_EL1, LORN_EL1, LOREA_EL1, and LORSA_EL1 are **RES0**.

Attributes

Width

64

Functional group


Generic System Control

Access type

RO

Reset value





Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-34: AARCH64_LORID_EL1 bit assignments




Table A-79: LORID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:16]	LD	Number of LORegion descriptors supported by the PE. This is an 8-bit binary number. 0x04 Four LOR descriptors are supported	0x04
[15:8]	RES0	Reserved	RES0
[7:0]	LR	Number of LORegions supported by the PE. This is an 8-bit binary number. Note: If LORID_EL1 indicates that no LORegions are implemented, then LoadLOAcquire and StoreLORelease will behave as LoadAcquire and StoreRelease. 0x04 Four LORegions are supported	0x04

Access

MRS <Xt>, LORID_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0100	0b111

Accessibility

MRS <Xt>, LORID_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.TLOR == '1' then
        UNDEFINED;
```

```
elseif EL2Enabled() && HCR_EL2.TLOR == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.LORID_EL1 == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif SCR_EL3.TLOR == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = LORID_EL1;
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && SCR_EL3.TLOR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TLOR == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = LORID_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = LORID_EL1;
```

A.4.7 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-35: AARCH64_IMP_CPUACTLR_EL1 bit assignments




Table A-81: IMP_CPUACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C1_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b000

MSR S3_0_C15_C1_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b000

Accessibility

MRS <Xt>, S3_0_C15_C1_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR_EL1;
```

MSR S3_0_C15_C1_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR_EL1 = X[t, 64];
```

A.4.8 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register 2

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-36: AARCH64_IMP_CPUACTLR2_EL1 bit assignments




Table A-84: IMP_CPUACTLR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C1_1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b001

MSR S3_0_C15_C1_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b001

Accessibility

MRS <Xt>, S3_0_C15_C1_1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR2_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR2_EL1;
```

MSR S3_0_C15_C1_1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR2_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR2_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR2_EL1 = X[t, 64];
```

A.4.9 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register 3

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-37: AARCH64_IMP_CPUACTLR3_EL1 bit assignments




Table A-87: IMP_CPUACTLR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C1_2

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b010

MSR S3_0_C15_C1_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b010

Accessibility

MRS <Xt>, S3_0_C15_C1_2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR3_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR3_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR3_EL1;
```

MSR S3_0_C15_C1_2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR3_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR3_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR3_EL1 = X[t, 64];
```

A.4.10 IMP_CMPXACTLR_EL1, Complex Auxiliary Control Register

This register contains control bits that affect the behavior of shared logic in a complex.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-38: AARCH64_IMP_CMPXACTLR_EL1 bit assignments




Table A-90: IMP_CMPXACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C1_3

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b011

MSR S3_0_C15_C1_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b011

Accessibility

MRS <Xt>, S3_0_C15_C1_3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CMPXACTLR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CMPXACTLR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CMPXACTLR_EL1;
```

MSR S3_0_C15_C1_3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CMPXACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CMPXACTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CMPXACTLR_EL1 = X[t, 64];
```

A.4.11 IMP_CPUECTLR_EL1, CPU Extended Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	00xx	xxx0	00xx	xxx0	0000	0000	1x01	xxx0	0000	000x	00xx	xxx0
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-39: AARCH64_IMP_CPUECTLR_EL1 bit assignments




Table A-93: IMP_CPUECTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47:46]	NTCTL	<p>Transient/non-temporal L1 eviction control.</p> <p>0b00</p> <p>Transient/non-temporal lines evicted from the L1 cache skip L2 allocation, and are evicted externally over the system bus.</p> <p>0b01</p> <p>Transient/non-temporal lines evicted from the L1 cache allocate to the L2 as least-recently-used.</p> <p>0b1x</p> <p>Transient/non-temporal clean lines evicted from the L1 cache are evicted without data. Dirty lines skip L2 allocation and are evicted externally over the system bus.</p>	0b00
[45:41]	RES0	Reserved	RES0
[40:38]	ATOM	<p>Atomic instruction handling policy</p> <p>0b000</p> <p>Atomic stores will be executed far unless they hit in a unique state in the L1 data cache, all other atomic instructions will be executed near.</p> <p>0b001</p> <p>All atomic instructions will be executed far unless they hit in a unique state in the L1 data cache.</p> <p>0b010</p> <p>All atomic instructions will be executed near.</p> <p>0b011</p> <p>All atomic instructions will be executed far.</p> <p>0b100</p> <p>Atomic stores will be executed far unless they hit in a unique state in the L1 data cache, all other atomic instructions will be executed near if they hit the L1 data cache, far otherwise.</p>	0b000
[37:33]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[32:31]	L4WSCTL	<p>Unused</p> <p>0b00 512 cache lines.</p> <p>0b01 2048 cache lines.</p> <p>0b10 8191 cache lines.</p> <p>0b11 Disable write streaming through system cache. All cache lines fetched due to stores will be marked as Outer Write-Allocate.</p>	0b00
[30:29]	L3WSCTL	<p>Unused</p> <p>0b00 128 cache lines.</p> <p>0b01 1024 cache lines.</p> <p>0b10 4096 cache lines.</p> <p>0b11 Disable write streaming through L3 cache. All cache lines fetched due to stores will allocate in L1, L2 or L3 caches.</p>	0b00
[28:27]	L2WSCTL	<p>L2 write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores stop causing L2 cache allocations.</p> <p>0b00 16 cache lines.</p> <p>0b01 128 cache lines.</p> <p>0b10 512 cache lines.</p> <p>0b11 Disable write streaming through L2 cache. All cache lines fetched due to stores will allocate in L1 or L2 caches.</p>	0b00
[26:25]	L1WSCTL	<p>L1 write streaming threshold. Controls the threshold of the number of consecutive cache lines which are fully written without being read before stores stop causing L1 cache allocations.</p> <p>0b00 4 cache lines.</p> <p>0b01 64 cache lines.</p> <p>0b10 128 cache lines.</p> <p>0b11 Disable write streaming.</p>	0b00

Bits	Name	Description	Reset
[24:23]	RSCTL	Read streaming aggressiveness control. 0b00 Enabled. Some dataless evictions may occur. 0b01 Enabled, more conservative. Some dataless evictions may occur. 0b10 Enabled, most conservative. No dataless evictions occur. 0b11 Read streaming disabled.	0b01
[22]	RES0	Reserved	RES0
[21:20]	L2GPFCTL	L2 cache spatial prefetcher aggressiveness control. 0b01 Aggressive L2 spatial prefetching. 0b10 Conservative L2 spatial prefetching. 0b11 Very Conservative L2 spatial prefetching.	0b01
[19]	Reserved_19	Reserved for Arm internal use	x
[18]	Reserved_18	Reserved for Arm internal use	x
[17]	RES0	Reserved	RES0
[16:15]	L2SPFCTL	Unused 0b00 Dynamic L2 stride prefetcher aggressiveness. 0b01 Conservative L2 stride prefetching. 0b10 Aggressive L2 stride prefetching.	0b00
[14:13]	L3OPFCTL	Unused 0b00 Dynamic L3 offset prefetcher aggressiveness. 0b01 Conservative L3 offset prefetching. 0b10 Aggressive L3 offset prefetching. 0b11 L3 offset prefetching disabled.	0b00

Bits	Name	Description	Reset
[12:11]	L2PPFCTL	Unused 0b00 Very conservative L2 pattern prefetching. 0b01 Conservative L2 pattern prefetching. 0b11 Aggressive L2 pattern prefetching.	0b00
[10:9]	L2OPFCTL	Unused 0b00 Dynamic L2 offset prefetcher aggressiveness. 0b01 Conservative L2 offset prefetching. 0b10 Very conservative L2 offset prefetching. 0b11 Most conservative L2 offset prefetching.	0b00
[8]	RES0	Reserved	RES0
[7]	L1SPFCTL	L1 cache stride prefetcher aggressiveness control. 0b0 Dynamic stride prefetcher aggressiveness. 0b1 Conservative stride prefetching.	0b0
[6]	L1SPFL2	Unused 0b0 Stride prefetcher prefetches into L1 and L3. 0b1 Stride prefetcher prefetches into L1 and L2.	0b0
[5:1]	RES0	Reserved	RES0
[0]	EXTLLC	Indicates that an external Last-level cache is present in the system, and that the DataSource field on the manager Bus interface will indicate when data is returned from the LLC. Used to control how the LL_CACHE* PMU events count. 0b0 The last level cache in PMU events is within the cluster. 0b1 The last level cache in PMU events is outside the cluster.	0b0

Access

MRS <Xt>, S3_0_C15_C1_4

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b100

MSR S3_0_C15_C1_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b100

Accessibility

MRS <Xt>, S3_0_C15_C1_4

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUECTLR_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUECTLR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUECTLR_EL1;

```

MSR S3_0_C15_C1_4, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
        UNDEFINED;
    elsif EL2Enabled() && ACTLR_EL2.ECTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR_EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUECTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
        UNDEFINED;
    elsif ACTLR_EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUECTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    IMP_CPUECTLR_EL1 = X[t, 64];

```

A.4.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register

This register contains control bits that affect the behavior of shared logic in a complex.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xx00	0000	0000	xxxx	xxxx	x0xx	xxxx	xxxx	1001	0100	xx00	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-40: AARCH64_IMP_CMPXECTLR_EL1 bit assignments




Table A-96: IMP_CMPXECTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:46]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[45:44]	CDEVC	Downstream Cache Control 0b00 Disables sending data when clean cache-lines are evicted. 0b01 Enables sending Write transactions when Unique Clean cache-lines are evicted. Shared Clean cacheline evictions do not send data. 0b10 Enables sending Write transactions when Unique Clean cache-lines are evicted. Shared Clean cacheline evictions do not send data. 0b11 Enables sending Write transactions when Unique Clean or Shared Clean cache-lines are evicted.	0b00
[43]	FLUSHEVC	Eviction Flush Control 0b0 Disables sending data when hardware cache flushes or DC CISC instructions evict a clean cache-line. 0b1 Sending of data when hardware cache flushes or DC CISC instructions evict clean cache-lines is controlled by Downstream Cache Control.	0b0
[42]	Reserved_42	Reserved for Arm internal use	0b0
[41:40]	Reserved_41_40	Reserved for Arm internal use	0b00
[39:38]	Reserved_39_38	Reserved for Arm internal use	0b00
[37:36]	Reserved_37_36	Reserved for Arm internal use	0b00
[35:27]	RES0	Reserved	RES0
[26]	TLBPFDIS	Disable L2 TLB prefetcher 0b0 The L2 TLB prefetcher is enabled. 0b1 The L2 TLB prefetcher is disabled.	0b0
[25]	RES0	Reserved	RES0
[24]	TLBPART	When NUM_CPUS > 1 Partition L2 TLB allocations by core 0b0 All cores are able to be allocated to the full L2 TLB. 0b1 Cores allocate only to separate partitions, each consisting of 4 ways of the L2 TLB. Cores can hit entries allocated by any core. Otherwise RES0	0b0
[23:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:14]	L2CBWINSZ	<p>Number of CBUSY responses in one sampling window.</p> <p>0b00 64 CBUSY responses per sampling window.</p> <p>0b01 128 CBUSY responses per sampling window.</p> <p>0b10 256 CBUSY responses per sampling window.</p> <p>0b11 512 CBUSY responses per sampling window.</p>	0b10
[13:12]	L2CBSIGNF	<p>Fraction of CBUSY responses in the sampling window necessary to be considered a valid sample of that CBUSY value.</p> <p>0b00 1/32</p> <p>0b01 1/16</p> <p>0b10 1/8</p> <p>0b11 1/4</p>	0b01
[11:10]	L2CBLVL	<p>L2 internal CBUSY generation control.</p> <p>0b00 Disable internal CBUSY generation.</p> <p>0b01 Normal thresholds.</p> <p>0b10 Conservative thresholds - throttles early.</p> <p>0b11 Most conservative thresholds - throttles earlier.</p>	0b01
[9:8]	FPDFTH	<p>Prefetch data forwarding threshold. The value 0b11 disables prefetch data forwarding.</p> <p>0b00 Default prefetch forwarding behaviour.</p> <p>0b01 Faster prefetch forwarding timeout.</p> <p>0b10 Immediate prefetch forwarding timeout (no waiting).</p> <p>0b11 Prefetch forwarding is disabled.</p>	0b00
[7]	Reserved_7	Reserved for Arm internal use	x
[6]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[5]	L2ROPFCTL	L2 ReadOnce hitting prefetched line age control 0b0 ReadOnce from TLB hitting TLB-prefetched line sets the age to allocation age. 0b1 ReadOnce from TLB hitting TLB-prefetched line sets the age to MRU.	0b0
[4]	RAMCGDIS	Disable clock gating for all RAMs in the complex other than the L2 data RAMs 0b0 Clock gating for all RAMs in the complex other than the L2 data RAMs are enabled. 0b1 Clock gating for all RAMs in the complex other than the L2 data RAMs are disabled.	0b0
[3]	ICPNDIS	Interconnect data poisoning support 0b0 Interconnect supports data poisoning. Therefore no error is recorded when poisoned data is evicted from the cluster. 0b1 Interconnect does not support data poisoning. Therefore an error is recorded when poisoned data is evicted from the cluster.	0b0
[2]	L2EVADIS	Disable L2 cache data RAM EVA accesses 0b0 Optimized evict/allocate accesses to L2 cache data RAMs using RAM EVA feature are enabled. 0b1 Optimized evict/allocate accesses to L2 cache data RAMs using RAM EVA feature are disabled.	0b0
[1:0]	L2STCTL	L2 cache stashing control 0b00 Stashes targeting L2 cache will allocate as if the line were brought in by a load. 0b01 Stashes targeting L2 cache will allocate and be marked as preferred targets for eviction. 0b10 Stashes targeting L2 cache will allocate as if the line were brought in by a load, but will only allocate to odd numbered cache ways. 0b11 Stashes targeting L2 cache will be ignored.	0b00

Access

MRS <Xt>, S3_0_C15_C1_7

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b111

MSR S3_0_C15_C1_7, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b111

Accessibility

MRS <Xt>, S3_0_C15_C1_7

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CMPXECTLR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CMPXECTLR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CMPXECTLR_EL1;

```

MSR S3_0_C15_C1_7, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
        UNDEFINED;
    elsif EL2Enabled() && ACTLR_EL2.ECTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR_EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CMPXECTLR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
            UNDEFINED;
        elsif ACTLR_EL3.ECTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CMPXECTLR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CMPXECTLR_EL1 = X[t, 64];

```

A.4.13 IMP_CPUPWRCTLR_EL1, CPU Power Control Register

This register controls various power aspects of the core.

Configurations

This register is available in all configurations.

Attributes

Width


64

Functional group
Generic System Control

Access type
RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0


Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-41: AARCH64_IMP_CPUPWRCTLR_EL1 bit assignments




Table A-99: IMP_CPUPWRCTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12:10]	VPU_PWR_CTRL	<p>VPU power down control.</p> <p>0b000 VPU powerdown is disabled.</p> <p>0b001 128 system counter ticks are required before VPU powerdown, a time period of 128ns.</p> <p>0b010 512 system counter ticks are required before VPU powerdown, a time period of 512ns.</p> <p>0b011 2,048 system counter ticks are required before VPU powerdown, a time period of 2us.</p> <p>0b100 4,096 system counter ticks are required before VPU powerdown, a time period of 4.1us.</p> <p>0b101 8,192 system counter ticks are required before VPU powerdown, a time period of 8.2us.</p> <p>0b110 16,384 system counter ticks are required before VPU powerdown, a time period of 16.4us.</p> <p>0b111 32,768 system counter ticks are required before VPU powerdown, a time period of 32.8us.</p>	xxx
[9:7]	WFE_RET_CTRL	<p>Wait for Event retention control.</p> <p>0b000 Dynamic retention is disabled.</p> <p>0b001 128 system counter ticks are required before retention entry, a time period of 128ns.</p> <p>0b010 512 system counter ticks are required before retention entry, a time period of 512ns.</p> <p>0b011 2,048 system counter ticks are required before retention entry, a time period of 2us.</p> <p>0b100 4,096 system counter ticks are required before retention entry, a time period of 4.1us.</p> <p>0b101 8,192 system counter ticks are required before retention entry, a time period of 8.2us.</p> <p>0b110 16,384 system counter ticks are required before retention entry, a time period of 16.4us.</p> <p>0b111 32,768 system counter ticks are required before retention entry, a time period of 32.8us.</p>	xxx

Bits	Name	Description	Reset
[6:4]	WFI_RET_CTRL	Wait for Interrupt retention control. 0b000 Dynamic retention is disabled. 0b001 128 system counter ticks are required before retention entry, a time period of 128ns. 0b010 512 system counter ticks are required before retention entry, a time period of 512ns. 0b011 2,048 system counter ticks are required before retention entry, a time period of 2us. 0b100 4,096 system counter ticks are required before retention entry, a time period of 4.1us. 0b101 8,192 system counter ticks are required before retention entry, a time period of 8.2us. 0b110 16,384 system counter ticks are required before retention entry, a time period of 16.4us. 0b111 32,768 system counter ticks are required before retention entry, a time period of 32.8us.	xxx
[3:1]	RES0	Reserved	RES0
[0]	CORE_PWRDN_EN	Indicates to the power controller if the CPU wants to power down when it enters WFE/WFI state.	x

Access

MRS <Xt>, S3_0_C15_C2_7

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b111

MSR S3_0_C15_C2_7, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b111

Accessibility

MRS <Xt>, S3_0_C15_C2_7

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUPWRCTLR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUPWRCTLR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPWRCTLR_EL1;

```

MSR S3_0_C15_C2_7, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.PWREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.PWREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.PWREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUPWRCTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.PWREN == '0' then
            UNDEFINED;
        elseif ACTLR_EL3.PWREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUPWRCTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        IMP_CPUPWRCTLR_EL1 = X[t, 64];

```

A.4.14 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL1 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-42: AARCH64_IMP_ATCR_EL1 bit assignments




Table A-102: IMP_ATCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to page table walks using TTBR1_EL1 if HWEN162 is set.	x
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to page table walks using TTBR1_EL1 if HWEN161 is set.	x
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to page table walks using TTBR1_EL1 if HWEN160 is set.	x
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to page table walks using TTBR1_EL1 if HWEN159 is set.	x
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBR0_EL1 if HWEN062 is set.	x
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBR0_EL1 if HWEN061 is set.	x
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBR0_EL1 if HWEN060 is set.	x
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBR0_EL1 if HWEN059 is set.	x
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to page table walks using TTBR1_EL1. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBR0_EL1. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBR0_EL1. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBR0_EL1. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0

Bits	Name	Description	Reset
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBRO_EL1. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_0_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

MSR S3_0_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

MRS <Xt>, S3_5_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	0b000

MSR S3_5_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	0b000

Accessibility

MRS <Xt>, S3_0_C15_C7_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_ATCR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_ATCR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_ATCR_EL1;
```

MSR S3_0_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        IMP_ATCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    IMP_ATCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
```



```
IMP_ATCR_EL1 = X[t, 64];
```

MRS <Xt>, S3_5_C15_C7_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        X[t, 64] = IMP_ATCR_EL1;
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        X[t, 64] = IMP_ATCR_EL1;
    else
        UNDEFINED;
```

MSR S3_5_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        IMP_ATCR_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        IMP_ATCR_EL1 = X[t, 64];
    else
        UNDEFINED;
```

A.4.15 AIDR_EL1, Auxiliary ID Register

Provides **IMPLEMENTATION DEFINED** identification information.

The value of this register must be interpreted in conjunction with the value of MIDR_EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-43: AARCH64_AIDR_EL1 bit assignments




Table A-107: AIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b111

Accessibility


MRS <Xt>, AIDR_EL1

```
if PSTATE.EL == EL0 then
  if EL2Enabled() && HCR_EL2.TGE == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
  else
    AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
  if EL2Enabled() && HCR_EL2.TID1 == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
  elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AIDR_EL1 == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
  else
```

```
        X[t, 64] = AIDR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = AIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = AIDR_EL1;
```

A.4.16 ACTLR_EL2, Auxiliary Control Register (EL2)

Provides **IMPLEMENTATION DEFINED** configuration and control options for EL2.



Note

Arm recommends the contents of this register are updated to apply to EL0 when the Effective value of HCR_EL2.{E2H, TGE} is {1, 1}, gaining configuration and control fields from the ACTLR_EL1. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

If EL2 is not implemented, this register is **RES0** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group


Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx0	0xxx	0xxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-44: AARCH64_ACTLR_EL2 bit assignments




Table A-109: ACTLR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:13]	RES0	Reserved	RES0
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 writes to implementation-defined cluster PMU registers to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERPM* at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[11]	QOSEN	Bus QoS Registers enable. Traps EL1 writes to IMP_CLUSTERBUSQOS_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERBUSQOS_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[10:8]	RES0	Reserved	RES0
[7]	PWREN	Power Control Registers enable. Traps EL1 writes to implementation-defined power control registers to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUPWRCTLR_EL1, IMP_CLUSTERPWRCTLR_EL1, IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[6:2]	RES0	Reserved	RES0
[1]	ECTLREN	Extended Control Registers enable. Traps EL1 writes to IMP_CPUECTLR_EL1, IMP_CMPXECTLR_EL1 and IMP_CLUSTERECTLR_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUECTLR_EL1, IMP_CMPXECTLR_EL1 and IMP_CLUSTERECTLR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0

Bits	Name	Description	Reset
[0]	ACTLRN	Auxiliary Control Registers enable. Traps EL1 writes to IMP_CPUACTLR_EL1, IMP_CPUACTLR2_EL1, IMP_CMPXACTLR_EL1 and IMP_CLUSTERACTLR_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUACTLR_EL1, IMP_CPUACTLR2_EL1, IMP_CMPXACTLR_EL1 and IMP_CLUSTERACTLR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0

Access

MRS <Xt>, ACTLR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

MSR ACTLR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ACTLR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ACTLR_EL2;
```

MSR ACTLR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    ACTLR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    ACTLR_EL2 = X[t, 64];
```

A.4.17 HACR_EL2, Hypervisor Auxiliary Control Register

Controls trapping to EL2 of **IMPLEMENTATION DEFINED** aspects of EL1 or EL0 operation.



Arm recommends that the values in this register do not cause unnecessary traps to EL2 when the Effective value of HCR_EL2.{E2H, TGE} == {1, 1}.

Configurations

If EL2 is not implemented, this register is **RES0** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-45: AARCH64_HACR_EL2 bit assignments




Table A-112: HACR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, HACR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

MSR HACR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

Accessibility

MRS <Xt>, HACR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = HACR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = HACR_EL2;
```

MSR HACR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    HACR_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    HACR_EL2 = X[t, 64];
```

A.4.18 AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is **RES0** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width


64

Functional group

Generic System Control

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-46: AARCH64_AFSR0_EL2 bit assignments




Table A-115: AFSR0_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR0_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b000

MSR AFSR0_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b000

MRS <Xt>, AFSR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MSR AFSR0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL2 using the mnemonic AFSR0_EL2 or AFSR0_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR0_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = AFSR0_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL2;
```

MSR AFSR0_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AFSR0_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    AFSR0_EL2 = X[t, 64];
```

MRS <Xt>, AFSR0_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR0_EL1;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR0_EL2;
    else
        X[t, 64] = AFSR0_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL1;
```

MSR AFSR0_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR0_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR0_EL2 = X[t, 64];
```

```
else
    AFSR0_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR0_EL1 = X[t, 64];
```

A.4.19 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is **RES0** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-47: AARCH64_AFSR1_EL2 bit assignments




Table A-120: AFSR1_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR1_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MSR AFSR1_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MSR AFSR1_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL2 using the mnemonic AFSR1_EL2 or AFSR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = AFSR1_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL2;
```

MSR AFSR1_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    AFSR1_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL2 = X[t, 64];
```

MRS <Xt>, AFSR1_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```

elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AFSR1_EL2;
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL1;

```

MSR AFSR1_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AFSR1_EL2 = X[t, 64];
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL1 = X[t, 64];

```

A.4.20 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by MAIR_EL2.

Configurations

If EL2 is not implemented, this register is **RES0** from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

```

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-48: AARCH64_AMAIR_EL2 bit assignments




Table A-125: AMAIR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AMAIR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	0b000

MSR AMAIR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	0b000

MRS <Xt>, AMAIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MSR AMAIR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

Accessibility

When the Effective value of HCR_EL2.E2H is 1, without explicit synchronization, accesses from EL2 using the mnemonic AMAIR_EL2 or AMAIR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = AMAIR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL2;
```

MSR AMAIR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AMAIR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    AMAIR_EL2 = X[t, 64];
```

MRS <Xt>, AMAIR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        X[t, 64] = AMAIR_EL2;
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL1;
```

MSR AMAIR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AMAIR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if ELIsInHost(EL2) then
        AMAIR_EL2 = X[t, 64];
```

```
else
    AMAIR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    AMAIR_EL1 = X[t, 64];
```

A.4.21 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-49: AARCH64_IMP_ATCR_EL2 bit assignments




Table A-130: IMP_ATCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	When HCR_EL2.E2H == 1 Value of PBHA[3] on memory accesses due to page table walks using TTBR1_EL2 if HWEN162 is set. Otherwise RES0	x
[14]	HWVAL161	When HCR_EL2.E2H == 1 Value of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2 if HWEN161 is set. Otherwise RES0	x
[13]	HWVAL160	When HCR_EL2.E2H == 1 Value of PBHA[1] on memory accesses due to page table walks using TTBR1_EL2 if HWEN160 is set. Otherwise RES0	x
[12]	HWVAL159	When HCR_EL2.E2H == 1 Value of PBHA[0] on memory accesses due to page table walks using TTBR1_EL2 if HWEN159 is set. Otherwise RES0	x
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBR0_EL2 if HWEN062 is set.	x
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBR0_EL2 if HWEN061 is set.	x
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBR0_EL2 if HWEN060 is set.	x
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBR0_EL2 if HWEN059 is set.	x
[7]	HWEN162	When HCR_EL2.E2H == 1 Enable use of PBHA[3] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks. Otherwise RES0	0b0
[6]	HWEN161	When HCR_EL2.E2H == 1 Enable use of PBHA[2] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks. Otherwise RES0	0b0
[5]	HWEN160	When HCR_EL2.E2H == 1 Enable use of PBHA[1] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks. Otherwise RES0	0b0

Bits	Name	Description	Reset
[4]	HWEN159	When HCR_EL2.E2H == 1 Enable use of PBHA[0] on memory accesses due to page table walks using TTBR1_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks. Otherwise RES0	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBR0_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBR0_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBR0_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBR0_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_4_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b000

MSR S3_4_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b000

Accessibility

MRS <Xt>, S3_4_C15_C7_0

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_ATCR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_ATCR_EL2;

```

MSR S3_4_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    IMP_ATCR_EL2 = X[t, 64];

```

```
elseif PSTATE.EL == EL3 then
    IMP_ATCR_EL2 = X[t, 64];
```

A.4.22 IMP_AVTCR_EL2, CPU Auxiliary Virtualization Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by stage 2 translation table walks.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-50: AARCH64_IMP_AVTCR_EL2 bit assignments




Table A-133: IMP_AVTCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	SHWVAL62	Value of PBHA[3] on memory accesses due to page table walks using VSTTBR_EL2 if SHWEN62 is set.	x
[14]	SHWVAL61	Value of PBHA[2] on memory accesses due to page table walks using VSTTBR_EL2 if SHWEN61 is set.	x
[13]	SHWVAL60	Value of PBHA[1] on memory accesses due to page table walks using VSTTBR_EL2 if SHWEN60 is set.	x
[12]	SHWVAL59	Value of PBHA[0] on memory accesses due to page table walks using VSTTBR_EL2 if SHWEN59 is set.	x
[11]	HWVAL62	Value of PBHA[3] on memory accesses due to page table walks using VTTBR_EL2 if HWEN62 is set.	x
[10]	HWVAL61	Value of PBHA[2] on memory accesses due to page table walks using VTTBR_EL2 if HWEN61 is set.	x
[9]	HWVAL60	Value of PBHA[1] on memory accesses due to page table walks using VTTBR_EL2 if HWEN60 is set.	x
[8]	HWVAL59	Value of PBHA[0] on memory accesses due to page table walks using VTTBR_EL2 if HWEN59 is set.	x
[7]	SHWEN62	Enable use of PBHA[3] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[6]	SHWEN61	Enable use of PBHA[2] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[5]	SHWEN60	Enable use of PBHA[1] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[4]	SHWEN59	Enable use of PBHA[0] on memory accesses due to page table walks using VSTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0
[3]	HWEN62	Enable use of PBHA[3] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN61	Enable use of PBHA[2] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN60	Enable use of PBHA[1] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[0]	HWEN59	Enable use of PBHA[0] on memory accesses due to page table walks using VTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_4_C15_C7_1

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

MSR S3_4_C15_C7_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

Accessibility

MRS <Xt>, S3_4_C15_C7_1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);

```

```
    else
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_AVTCR_EL2;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_AVTCR_EL2;
```

MSR S3_4_C15_C7_1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    IMP_AVTCR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    IMP_AVTCR_EL2 = X[t, 64];
```

A.4.23 ACTLR_EL3, Auxiliary Control Register (EL3)

Provides **IMPLEMENTATION DEFINED** configuration and control options for EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx0	0xxx	0xxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-51: AARCH64_ACTLR_EL3 bit assignments




Table A-136: ACTLR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:13]	RES0	Reserved	RES0
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 and EL2 writes to implementation-defined cluster PMU registers to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERPM* at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules.. 0b1 This control does not cause any instructions to be trapped.	0b0
[11]	QOSEN	Bus QoS Registers enable. Traps EL1 and EL2 writes to IMP_CLUSTERBUSQOS_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERBUSQOS_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0b0
[10:8]	RES0	Reserved	RES0
[7]	PWREN	Power Control Registers enable. Traps EL1 and EL2 writes to implementation-defined power control registers to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUPWRCTLR_EL1, IMP_CLUSTERPWRCTLR_EL1, IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0b0
[6:2]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[1]	ECTLREN	Extended Control Registers enable. Traps EL1 and EL2 writes to IMP_CPUECTLR_EL1, IMP_CMPXECTLR_EL1 and IMP_CLUSTERECTLR_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUECTLR_EL1, IMP_CMPXECTLR_EL1 and IMP_CLUSTERECTLR_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0b0
[0]	ACTLREN	Auxiliary Control Registers enable. Traps EL1 and EL2 writes to IMP_CPUACTLR_EL1, IMP_CPUACTLR2_EL1, IMP_CMPXACTLR_EL1 and IMP_CLUSTERACTLR_EL1 to EL3, subject to the exception prioritization rules. Possible values of this bit are: 0b0 This control causes writes to IMP_CPUACTLR_EL1, IMP_CPUACTLR2_EL1, IMP_CMPXACTLR_EL1 and IMP_CLUSTERACTLR_EL1 at EL1 and EL2 to be trapped to EL3, subject to the exception prioritization rules. 0b1 This control does not cause any instructions to be trapped.	0b0

Access

MRS <Xt>, ACTLR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0000	0b001

MSR ACTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ACTLR_EL3;
```

MSR ACTLR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
```

```
elseif PSTATE.EL == EL3 then
    ACTLR_EL3 = X[t, 64];
```

A.4.24 AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-52: AARCH64_AFSR0_EL3 bit assignments




Table A-139: AFSR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR0_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b000

MSR AFSR0_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b000

Accessibility

MRS <Xt>, AFSR0_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL3;
```

MSR AFSR0_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AFSR0_EL3 = X[t, 64];
```

A.4.25 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group


Generic System Control

Access type

RW

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-53: AARCH64_AFSR1_EL3 bit assignments




Table A-142: AFSR1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR1_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

MSR AFSR1_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

Accessibility

MRS <Xt>, AFSR1_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL3;
```

MSR AFSR1_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AFSR1_EL3 = X[t, 64];
```

A.4.26 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by MAIR_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-54: AARCH64_AMAIR_EL3 bit assignments




Table A-145: AMAIR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AMAIR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	0b000

MSR AMAIR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	0b000

Accessibility

MRS <Xt>, AMAIR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL3;
```

MSR AMAIR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AMAIR_EL3 = X[t, 64];
```

A.4.27 IMP_CPUPSELR_EL3, Instruction Private Select Register

This register is reserved for Arm internal use.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-55: AARCH64_IMP_CPUPSELR_EL3 bit assignments




Table A-148: IMP_CPUPSELR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C4_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b000

MSR S3_6_C15_C4_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b000

Accessibility

MRS <Xt>, S3_6_C15_C4_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPSELR_EL3;
```

MSR S3_6_C15_C4_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPSELR_EL3 = X[t, 64];
```

A.4.28 IMP_CPUPCR_EL3, Selected Instruction Private Control Register

This register is reserved for Arm internal use.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-56: AARCH64_IMP_CPUPCR_EL3 bit assignments




Table A-151: IMP_CPUPCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C4_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b001

MSR S3_6_C15_C4_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b001

Accessibility

MRS <Xt>, S3_6_C15_C4_1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPCR_EL3;

```

MSR S3_6_C15_C4_1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPCR_EL3 = X[t, 64];

```

A.4.29 IMP_CPUPOR_EL3, Selected Instruction Private Opcode Register

This register is reserved for Arm internal use.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-57: AARCH64_IMP_CPUPOR_EL3 bit assignments




Table A-154: IMP_CPUPOR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C4_2

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b010

MSR S3_6_C15_C4_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b010

Accessibility

MRS <Xt>, S3_6_C15_C4_2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPOR_EL3;
```

MSR S3_6_C15_C4_2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPOR_EL3 = X[t, 64];
```

A.4.30 IMP_CPUPMR_EL3, Selected Instruction Private Mask Register

This register is reserved for Arm internal use.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-58: AARCH64_IMP_CPUPMR_EL3 bit assignments




Table A-157: IMP_CPUPMR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C4_3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b011

MSR S3_6_C15_C4_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b011

Accessibility

MRS <Xt>, S3_6_C15_C4_3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPMR_EL3;
```

MSR S3_6_C15_C4_3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
```

```
if EL2Enabled() && HCR_EL2.TIDCP == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
else
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPMR_EL3 = X[t, 64];
```

A.4.31 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL3 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-59: AARCH64_IMP_ATCR_EL3 bit assignments




Table A-160: IMP_ATCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to page table walks using TTBRO_EL3 if HWEN062 is set.	x
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to page table walks using TTBRO_EL3 if HWEN061 is set.	x
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to page table walks using TTBRO_EL3 if HWEN060 is set.	x
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to page table walks using TTBRO_EL3 if HWEN059 is set.	x
[7:4]	RES0	Reserved	RES0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[3] will be 0 on page table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[2] will be 0 on page table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[1] will be 0 on page table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to page table walks using TTBRO_EL3. If this bit is clear, PBHA[0] will be 0 on page table walks.	0b0

Access

MRS <Xt>, S3_6_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

MSR S3_6_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

Accessibility

MRS <Xt>, S3_6_C15_C7_0

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_ATCR_EL3;

```

MSR S3_6_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);

```

```

else
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_ATCR_EL3 = X[t, 64];

```

A.5 AArch64 Generic Timer registers summary

The following summary table provides an overview of all Generic Timer registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-163: Generic Timer registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTKCTL_EL1	3	0	C14	C1	0	See individual bit resets.	64-bit	Counter-timer Kernel Control Register
CNTRFQ_ELO	3	3	C14	C0	0	See individual bit resets.	64-bit	Counter-timer Frequency Register
CNTPCT_ELO	3	3	C14	C0	1	See individual bit resets.	64-bit	Counter-timer Physical Count Register
CNTVCT_ELO	3	3	C14	C0	2	See individual bit resets.	64-bit	Counter-timer Virtual Count Register
CNTPCTSS_ELO	3	3	C14	C0	5	See individual bit resets.	64-bit	Counter-timer Self-Synchronized Physical Count Register
CNTVCTSS_ELO	3	3	C14	C0	6	See individual bit resets.	64-bit	Counter-timer Self-Synchronized Virtual Count Register
CNTP_TVAL_ELO	3	3	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Timer TimerValue Register
CNTP_CTL_ELO	3	3	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Physical Timer Control Register
CNTP_CVAL_ELO	3	3	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Timer CompareValue Register
CNTV_TVAL_ELO	3	3	C14	C3	0	See individual bit resets.	64-bit	Counter-timer Virtual Timer TimerValue Register
CNTV_CTL_ELO	3	3	C14	C3	1	See individual bit resets.	64-bit	Counter-timer Virtual Timer Control Register
CNTV_CVAL_ELO	3	3	C14	C3	2	See individual bit resets.	64-bit	Counter-timer Virtual Timer CompareValue Register
CNTVOFF_EL2	3	4	C14	C0	3	See individual bit resets.	64-bit	Counter-timer Virtual Offset Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTPOFF_EL2	3	4	C14	C0	6	See individual bit resets.	64-bit	Counter-timer Physical Offset Register
CNTHCTL_EL2	3	4	C14	C1	0	See individual bit resets.	64-bit	Counter-timer Hypervisor Control Register
CNTHP_TVAL_EL2	3	4	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Timer TimerValue Register (EL2)
CNTHP_CTL_EL2	3	4	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Hypervisor Physical Timer Control Register
CNTHP_CVAL_EL2	3	4	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Timer CompareValue Register (EL2)
CNTHV_TVAL_EL2	3	4	C14	C3	0	See individual bit resets.	64-bit	Counter-timer Virtual Timer TimerValue Register (EL2)
CNTHV_CTL_EL2	3	4	C14	C3	1	See individual bit resets.	64-bit	Counter-timer Virtual Timer Control Register (EL2)
CNTHV_CVAL_EL2	3	4	C14	C3	2	See individual bit resets.	64-bit	Counter-timer Virtual Timer CompareValue Register (EL2)
CNTHVS_TVAL_EL2	3	4	C14	C4	0	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer TimerValue Register (EL2)
CNTHVS_CTL_EL2	3	4	C14	C4	1	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer Control Register (EL2)
CNTHVS_CVAL_EL2	3	4	C14	C4	2	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer CompareValue Register (EL2)
CNTHPS_TVAL_EL2	3	4	C14	C5	0	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer TimerValue Register (EL2)
CNTHPS_CTL_EL2	3	4	C14	C5	1	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer Control Register (EL2)
CNTHPS_CVAL_EL2	3	4	C14	C5	2	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer CompareValue Register (EL2)
CNTPS_TVAL_EL1	3	7	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer TimerValue Register
CNTPS_CTL_EL1	3	7	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer Control Register
CNTPS_CVAL_EL1	3	7	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer CompareValue Register

A.6 AArch64 Identification registers summary

The following summary table provides an overview of all Identification registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-164: Identification registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MIDR_EL1	3	0	C0	C0	0	See individual bit resets.	64-bit	Main ID Register
MPIDR_EL1	3	0	C0	C0	5	See individual bit resets.	64-bit	Multiprocessor Affinity Register
REVIDR_EL1	3	0	C0	C0	6	See individual bit resets.	64-bit	Revision ID Register
ID_PFR0_EL1	3	0	C0	C1	0	-	64-bit	AArch32 Processor Feature Register 0
ID_PFR1_EL1	3	0	C0	C1	1	-	64-bit	AArch32 Processor Feature Register 1
ID_DFR0_EL1	3	0	C0	C1	2	-	64-bit	AArch32 Debug Feature Register 0
ID_AFR0_EL1	3	0	C0	C1	3	-	64-bit	AArch32 Auxiliary Feature Register 0
ID_MMFR0_EL1	3	0	C0	C1	4	-	64-bit	AArch32 Memory Model Feature Register 0
ID_MMFR1_EL1	3	0	C0	C1	5	-	64-bit	AArch32 Memory Model Feature Register 1
ID_MMFR2_EL1	3	0	C0	C1	6	-	64-bit	AArch32 Memory Model Feature Register 2
ID_MMFR3_EL1	3	0	C0	C1	7	-	64-bit	AArch32 Memory Model Feature Register 3
ID_ISAR0_EL1	3	0	C0	C2	0	-	64-bit	AArch32 Instruction Set Attribute Register 0
ID_ISAR1_EL1	3	0	C0	C2	1	-	64-bit	AArch32 Instruction Set Attribute Register 1
ID_ISAR2_EL1	3	0	C0	C2	2	-	64-bit	AArch32 Instruction Set Attribute Register 2
ID_ISAR3_EL1	3	0	C0	C2	3	-	64-bit	AArch32 Instruction Set Attribute Register 3
ID_ISAR4_EL1	3	0	C0	C2	4	-	64-bit	AArch32 Instruction Set Attribute Register 4
ID_ISAR5_EL1	3	0	C0	C2	5	-	64-bit	AArch32 Instruction Set Attribute Register 5
ID_MMFR4_EL1	3	0	C0	C2	6	-	64-bit	AArch32 Memory Model Feature Register 4
ID_ISAR6_EL1	3	0	C0	C2	7	-	64-bit	AArch32 Instruction Set Attribute Register 6
MVFR0_EL1	3	0	C0	C3	0	-	64-bit	AArch32 Media and VFP Feature Register 0
MVFR1_EL1	3	0	C0	C3	1	-	64-bit	AArch32 Media and VFP Feature Register 1
MVFR2_EL1	3	0	C0	C3	2	-	64-bit	AArch32 Media and VFP Feature Register 2
ID_PFR2_EL1	3	0	C0	C3	4	-	64-bit	AArch32 Processor Feature Register 2
ID_DFR1_EL1	3	0	C0	C3	5	-	64-bit	Debug Feature Register 1
ID_MMFR5_EL1	3	0	C0	C3	6	-	64-bit	AArch32 Memory Model Feature Register 5
ID_AA64PFR0_EL1	3	0	C0	C4	0	See individual bit resets.	64-bit	AArch64 Processor Feature Register 0
ID_AA64PFR1_EL1	3	0	C0	C4	1	See individual bit resets.	64-bit	AArch64 Processor Feature Register 1
ID_AA64ZFR0_EL1	3	0	C0	C4	4	See individual bit resets.	64-bit	SVE Feature ID Register 0
ID_AA64DFR0_EL1	3	0	C0	C5	0	See individual bit resets.	64-bit	AArch64 Debug Feature Register 0
ID_AA64DFR1_EL1	3	0	C0	C5	1	See individual bit resets.	64-bit	AArch64 Debug Feature Register 1
ID_AA64AFR0_EL1	3	0	C0	C5	4	See individual bit resets.	64-bit	AArch64 Auxiliary Feature Register 0
ID_AA64AFR1_EL1	3	0	C0	C5	5	See individual bit resets.	64-bit	AArch64 Auxiliary Feature Register 1
ID_AA64ISAR0_EL1	3	0	C0	C6	0	See individual bit resets.	64-bit	AArch64 Instruction Set Attribute Register 0
ID_AA64ISAR1_EL1	3	0	C0	C6	1	0x01111111100211002	64-bit	AArch64 Instruction Set Attribute Register 1
ID_AA64ISAR2_EL1	3	0	C0	C6	2	See individual bit resets.	64-bit	AArch64 Instruction Set Attribute Register 2
ID_AA64MMFR0_EL1	3	0	C0	C7	0	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 0
ID_AA64MMFR1_EL1	3	0	C0	C7	1	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ID_AA64MMFR2_EL1	3	0	C0	C7	2	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 2
MPAMIDR_EL1	3	0	C10	C4	4	See individual bit resets.	64-bit	MPAM ID Register (EL1)
IMP_CPUCFR_EL1	3	0	C15	C0	0	See individual bit resets.	64-bit	CPU Configuration Register
CCSIDR_EL1	3	1	C0	C0	0	See individual bit resets.	64-bit	Current Cache Size ID Register
CLIDR_EL1	3	1	C0	C0	1	See individual bit resets.	64-bit	Cache Level ID Register
GMID_EL1	3	1	C0	C0	4	See individual bit resets.	64-bit	Multiple tag transfer ID Register
CSSELR_EL1	3	2	C0	C0	0	See individual bit resets.	64-bit	Cache Size Selection Register
CTR_EL0	3	3	C0	C0	1	See individual bit resets.	64-bit	Cache Type Register
DCZID_EL0	3	3	C0	C0	7	See individual bit resets.	64-bit	Data Cache Zero ID Register
VPIDR_EL2	3	4	C0	C0	0	See individual bit resets.	64-bit	Virtualization Processor ID Register
VMPIDR_EL2	3	4	C0	C0	5	See individual bit resets.	64-bit	Virtualization Multiprocessor ID Register

A.6.1 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

AArch64 register MIDR_EL1 bits [31:0] are architecturally mapped to External register [B.4.3 MIDR_EL1, Main ID Register](#) on page 619 bits [31:0].

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0001	0000	1111	1101	1000	1111	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-60: AARCH64_MIDR_EL1 bit assignments




Table A-165: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	Implementer	Indicates the implementer code. This value is: 0x41 Arm Limited	0x41
[23:20]	Variant	Indicates the major revision of the product. 0b0000 rOp1	0b0000
[19:16]	Architecture	Architecture version. 0b1111 Architectural features are individually identified in the ID_* registers.	0b1111
[15:4]	PartNum	Primary Part Number for the device. On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently. 0xD8F Cortex-A320	0xD8F
[3:0]	Revision	Indicates the minor revision of the product. 0b0001 rOp1	0b0001

Access

MRS <Xt>, MIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b000

Accessibility

MRS <Xt>, MIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```



```
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.MIDR_EL1 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() then
            X[t, 64] = VPIDR_EL2;
        else
            X[t, 64] = MIDR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = MIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = MIDR_EL1;
```

A.6.2 MPIDR_EL1, Multiprocessor Affinity Register

In a multiprocessor system, provides an additional PE identification mechanism.

Configurations

In a uniprocessor system, Arm recommends that each Aff<n> field of this register returns a value of 0.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx	xxx1	xxxx	xxxx	xxxx	xxxx	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-61: AARCH64_MPIDR_EL1 bit assignments




Table A-167: MPIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	Aff3	Affinity level 3. See the description of Aff0 for more information. The value of this field, along with Aff2, uniquely identify the cluster containing this core within the system. This field reports the value set on the CLUSTERIDAFF3 cluster configuration input.	8 {x}
[31]	RES1	Reserved	RES1
[30]	U	Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. 0b0 Processor is part of a multiprocessor system.	0b0
[29:25]	RES0	Reserved	RES0
[24]	MT	Indicates whether the lowest level of affinity consists of logical PEs that are implemented using an interdependent approach, such as multithreading. See the description of Aff0 for more information about affinity levels. 0b1 Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent. Note: This field does not indicate that multithreading is implemented and does not indicate that PEs with different affinity level 0 values, and the same values for affinity level 1 and higher are implemented.	0b1
[23:16]	Aff2	Affinity level 2. See the description of Aff0 for more information. The value of this field, along with Aff3, uniquely identify the cluster containing this core within the system. This field reports the value set on the CLUSTERIDAFF2 cluster configuration input.	8 {x}
[15:8]	Aff1	Affinity level 1. See the description of Aff0 for more information. 0x00..0x0F The value of this field uniquely identifies this core within the containing cluster.	The reset values can be the following: 0x00..0x0F, respective to the value.

Bits	Name	Description	Reset
[7:0]	Aff0	Affinity level 0. The value of the MPIDR.{Aff2, Aff1, Aff0} or MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole. 0x00 Thread 0 The product is single-threaded, so this field always returns the value 0x00.	0x00

Access

MRS <Xt>, MPIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b101

Accessibility

MRS <Xt>, MPIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.MPIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() then
        X[t, 64] = VMPIDR_EL2;
    else
        X[t, 64] = MPIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = MPIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MPIDR_EL1;
```

A.6.3 REVIDR_EL1, Revision ID Register

Provides implementation-specific minor revision information.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-62: AARCH64_REVIDR_EL1 bit assignments




Table A-169: REVIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	REVIDR_EL1	Identifies errata fixes present in this implementation. Refer to the Software Developer's Errata Notice or Product Errata Notice for information on how to interpret this field.	64 {x}

Access

MRS <Xt>, REVIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b110

Accessibility

MRS <Xt>, REVIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGTR_EL2.REVIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = REVIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = REVIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = REVIDR_EL1;
```

A.6.4 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0

Provides additional information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

The external register EDPFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0001	0010	0000	0001	0001	0001	0001	0001	0010	xxxx	0001	0001	0001	0001	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-63: AARCH64_ID_AA64PFR0_EL1 bit assignments




Table A-171: ID_AA64PFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	CSV3	Speculative use of faulting data. 0b0001 Data loaded under speculation with a permission or domain fault cannot be used to form an address, generate condition codes, or generate SVE predicate values to be used by other instructions in the speculative sequence. The execution timing of any other instructions in the speculative sequence is not a function of the data loaded under speculation.	0b0001
[59:56]	CSV2	Speculative use of out of context branch targets. 0b0010 FEAT_CSV2_2 is implemented, but FEAT_CSV2_3 is not implemented.	0b0010
[55:52]	RME	Realm Management Extension (RME). 0b0000 Realm Management Extension not implemented.	0b0000
[51:48]	DIT	Data Independent Timing. 0b0001 AArch64 provides the PSTATE.DIT mechanism to guarantee constant execution time of certain instructions.	0b0001
[47:44]	AMU	Indicates support for Activity Monitors Extension. 0b0001 FEAT_AMUv1 is implemented.	0b0001
[43:40]	MPAM	Indicates the major version number of support for the MPAM Extension. 0b0001 The major version number of the MPAM extension is 1.	0b0001
[39:36]	SEL2	Secure EL2. 0b0001 Secure EL2 is implemented.	0b0001
[35:32]	SVE	Scalable Vector Extension. 0b0001 SVE architectural state and programmers' model are implemented.	0b0001
[31:28]	RAS	RAS Extension version. 0b0010 FEAT_RASv1p1 implemented and FEAT_DoubleFault implemented.	0b0010
[27:24]	GIC	System register GIC CPU interface. 0b0000 GIC CPU interface system registers not implemented. This value applies when the GICCDISABLE input is HIGH. 0b0011 System register interface to version 4.1 of the GIC CPU interface is supported. This value applies when the GICCDISABLE input is LOW.	The reset values can be the following: 0b0000, 0b0011, respective to the value.

Bits	Name	Description	Reset
[23:20]	AdvSIMD	Advanced SIMD. 0b0001 Advanced SIMD is implemented, including support for the following SISD and SIMD operations: <ul style="list-style-type: none"> Integer byte, halfword, word and doubleword element operations. Half-precision, single-precision and double-precision floating-point arithmetic. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types. 	0b0001
[19:16]	FP	Floating-point. 0b0001 Floating-point is implemented, and includes support for: <ul style="list-style-type: none"> Half-precision, single-precision and double-precision floating-point types. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types. 	0b0001
[15:12]	EL3	EL3 Exception level handling. 0b0001 EL3 can be executed in AArch64 state only.	0b0001
[11:8]	EL2	EL2 Exception level handling. 0b0001 EL2 can be executed in AArch64 state only.	0b0001
[7:4]	EL1	EL1 Exception level handling. 0b0001 EL1 can be executed in AArch64 state only.	0b0001
[3:0]	ELO	ELO Exception level handling. 0b0001 ELO can be executed in AArch64 state only.	0b0001

Access

MRS <Xt>, ID_AA64PFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b000

Accessibility

MRS <Xt>, ID_AA64PFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR0_EL1;
elseif PSTATE.EL == EL2 then

```

```

X[t, 64] = ID_AA64PFR0_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR0_EL1;

```

A.6.5 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1

Provides additional information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	0000	xxxx	xxxx	0000	0000	xxxx	0001	xxxx	xxxx	0010	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-64: AARCH64_ID_AA64PFR1_EL1 bit assignments




Table A-173: ID_AA64PFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:44]	RES0	Reserved	RES0
[43:40]	MTE_frac	Support for Asynchronous reporting of a Tag Check Fault. 0b0000 Asynchronous reporting of a Tag Check Fault is supported.	0b0000
[39:32]	RES0	Reserved	RES0
[31:28]	RNDR_trap	Random Number trap to EL3 field. 0b0000 Trapping of RNDR and RNDRRS to EL3 is not supported.	0b0000
[27:24]	SME	Scalable Matrix Extension. 0b0000 SME architectural state and programmers' model are not implemented.	0b0000
[23:20]	RES0	Reserved	RES0
[19:16]	MPAM_frac	Indicates the minor version number of support for the MPAM Extension. 0b0001 The minor version number of the MPAM extension is 1.	0b0001
[15:12]	RES0	Reserved	RES0
[11:8]	MTE	Support for the Memory Tagging Extension. 0b0001 Instruction-only Memory Tagging Extension is implemented. This value applies when the BROADCASTMTE input is LOW. 0b0011 Memory Tagging Extension is implemented with support for asymmetric Tag Check Fault handling. This value applies when the BROADCASTMTE input is HIGH.	The reset values can be the following: 0b0001, 0b0011, respective to the value.
[7:4]	SSBS	Speculative Store Bypassing controls in AArch64 state. 0b0010 AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field.	0b0010
[3:0]	BT	Branch Target Identification mechanism support in AArch64 state. 0b0001 The Branch Target Identification mechanism is implemented.	0b0001

Access

MRS <Xt>, ID_AA64PFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b001

Accessibility

MRS <Xt>, ID_AA64PFR1_EL1


```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR1_EL1;
```

A.6.6 ID_AA64ZFR0_EL1, SVE Feature ID Register 0

Provides additional information about the implemented features of the AArch64 Scalable Vector Extension, when FEAT_SVE is implemented.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, **RES0** from EL1, EL2, and EL3.

If FEAT_SME is implemented and FEAT_SVE is not implemented, then SVE instructions can only be executed when the PE is in Streaming SVE mode and the instructions are legal to execute in Streaming SVE mode.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	0000	0000	xxxx	0001	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0001	xxxx	xxxx	xxxx	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-65: AARCH64_ID_AA64ZFR0_EL1 bit assignments**Table A-175: ID_AA64ZFR0_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:60]	RES0	Reserved	RES0
[59:56]	F64MM	Indicates support for the following SVE FP64 double-precision variant of the FMMLA instruction, the LD1RO* instructions, the 128-bit element variants of the SVE TRN1 , TRN2 , UZP1 , UZP2 , ZIP1 , and ZIP2 instructions. 0b0000 Double-precision matrix multiplication and related SVE instructions are not implemented.	0b0000
[55:52]	F32MM	Indicates support for the SVE FP32 single-precision floating-point matrix multiplication instruction. 0b0000 Single-precision matrix multiplication instruction is not implemented.	0b0000
[51:48]	RES0	Reserved	RES0
[47:44]	I8MM	Indicates support for the following SVE Int8 matrix multiplication instructions SVE SMMLA , SUDOT , UMMLA , USMMLA , and USDOT . 0b0001 The specified instructions are implemented.	0b0001
[43:40]	SM4	Indicates support for SVE SM4 instructions. 0b0000 SVE SM4 instructions are not implemented. This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH. 0b0001 SVE SM4E and SM4EKEY instructions are implemented. This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[39:36]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[35:32]	SHA3	Indicates support for the SVE SHA3 instructions. 0b0000 SVE SHA3 instructions are not implemented. This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH. 0b0001 SVE RAX1 instruction is implemented. This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[31:24]	RES0	Reserved	RES0
[23:20]	BF16	Indicates support for SVE BFloat16 instructions. 0b0001 SVE BFCVT, BFCVTNT, BFDOT, BFMLALB, BFMLALT, and BFMLLA instructions are implemented.	0b0001
[19:16]	BitPerm	Indicates support for the following SVE bit permute instructions SVE BDEP, BEXT, and BGRP. 0b0001 The specified instructions are implemented.	0b0001
[15:8]	RES0	Reserved	RES0
[7:4]	AES	Indicates support for SVE AES instructions. 0b0000 SVE AES* instructions are not implemented. This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH. 0b0010 SVE AESE, AESD, AESMC, AESIMC, and 64-bit source element variants of SVE PMULLB and PMULLT instructions are implemented. This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.	The reset values can be the following: 0b0000, 0b0010, respective to the value.
[3:0]	SVEver	Indicates support for SVE instructions when FEAT_SME or FEAT_SVE is implemented. 0b0001 The SVE instructions and the mandatory SVE2 instructions are implemented.	0b0001

Access

MRS <Xt>, ID_AA64ZFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b100

Accessibility

MRS <Xt>, ID_AA64ZFR0_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ZFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ZFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ZFR0_EL1;
```

A.6.7 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0

Provides top level information about the debug system in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

The external register EDDFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0001	xxxx	0000	1111	0001	0001	1111	0000	0001	xxxx	0011	xxxx	0101	0111	0001	1001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-66: AARCH64_ID_AA64DFR0_EL1 bit assignments




Table A-177: ID_AA64DFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	HPMN0	Zero PMU event counters for a Guest operating system. 0b0001 Setting MDCR_EL2.HPMN to zero has defined behavior.	0b0001
[59:56]	RES0	Reserved	RES0
[55:52]	BRBE	Branch Record Buffer Extension. 0b0000 Branch Record Buffer Extension not implemented.	0b0000
[51:48]	MTPMU	Multi-threaded PMU extension. 0b1111 FEAT_MTPMU not implemented. If FEAT_PMUv3 is implemented, PMEVTPER<n>_ELO.MT and PMEVTPER<n>.MT are RES0 .	0b1111
[47:44]	TraceBuffer	Trace Buffer Extension. 0b0001 Trace Buffer Extension implemented.	0b0001
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. 0b0001 Armv8.4 Self-hosted Trace Extension implemented.	0b0001
[39:36]	DoubleLock	OS Double Lock implemented. 0b1111 OS Double Lock not implemented. OSDLR_EL1 is RAZ/WI .	0b1111
[35:32]	PMSVer	Statistical Profiling Extension version. 0b0000 Statistical Profiling Extension not implemented.	0b0000
[31:28]	CTX_CMPs	Number of context-aware breakpoints, minus 1. 0b0001 Two context-aware breakpoints are included	0b0001
[27:24]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[23:20]	WRPs	Number of watchpoints, minus 1. 0b0011 Four watchpoints	0b0011
[19:16]	RES0	Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. 0b0101 Six breakpoints	0b0101
[11:8]	PMUVer	Performance Monitors Extension version. 0b0111 PMUv3 for Armv8.7.	0b0111
[7:4]	TraceVer	Trace support. Indicates whether System register interface to a trace unit is implemented. 0b0001 Trace unit System registers implemented.	0b0001
[3:0]	DebugVer	Debug architecture version. Indicates presence of Armv8 debug architecture. 0b1001 Armv8.4 debug architecture, FEAT_Debugv8p4.	0b1001

Access

MRS <Xt>, ID_AA64DFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b000

Accessibility

MRS <Xt>, ID_AA64DFR0_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64DFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64DFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64DFR0_EL1;
```

A.6.8 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1

Provides top level information about the debug system in AArch64.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Identification registers

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-67: AARCH64_ID_AA64DFR1_EL1 bit assignments




Table A-179: ID_AA64DFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64DFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b001

Accessibility

MRS <Xt>, ID_AA64DFR1_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
```



```
if EL2Enabled() && HCR_EL2.TID3 == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
else
    X[t, 64] = ID_AA64DFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64DFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64DFR1_EL1;
```

A.6.9 ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0

Provides information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-68: AARCH64_ID_AA64AFR0_EL1 bit assignments




Table A-181: ID_AA64AFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64AFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b100

Accessibility

MRS <Xt>, ID_AA64AFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64AFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64AFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64AFR0_EL1;

```

A.6.10 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1

Reserved for future expansion of information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes**Width**

64


Functional group

Identification registers

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-69: AARCH64_ID_AA64AFR1_EL1 bit assignments




Table A-183: ID_AA64AFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64AFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b101

Accessibility

MRS <Xt>, ID_AA64AFR1_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64AFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64AFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64AFR1_EL1;
```

A.6.11 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0

Provides information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	0010	0010	0001	0001	xxxx	xxxx	xxxx	0001	0000	0010	0001	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-70: AARCH64_ID_AA64ISAR0_EL1 bit assignments




Table A-185: ID_AA64ISAR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RNDR	<p>Indicates support for Random Number instructions in AArch64 state.</p> <p>When FEAT_RNG_TRAP is implemented, the value returned by a direct read of ID_AA64ISAR0_EL1.RNDR is further controlled by the value of SCR_EL3.TRNDR.</p> <p>0b0000 No Random Number instructions are implemented.</p> <p>0b0001 RNDR and RNDRRS registers are implemented.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[59:56]	TLB	<p>Indicates support for Outer Shareable and TLB range maintenance instructions.</p> <p>0b0010 Outer Shareable and TLB range maintenance instructions are implemented.</p>	0b0010
[55:52]	TS	<p>Indicates support for flag manipulation instructions.</p> <p>0b0010 CFINV, RMIF, SETF16, SETF8, AXFLAG, and XAFLAG instructions are implemented.</p>	0b0010
[51:48]	FHM	<p>Indicates support for FMLAL and FMLSL instructions.</p> <p>0b0001 FMLAL and FMLSL instructions are implemented.</p>	0b0001
[47:44]	DP	<p>Indicates support for Dot Product instructions in AArch64 state.</p> <p>0b0001 UDOT and SDOT instructions implemented.</p>	0b0001
[43:40]	SM4	<p>Indicates support for SM4 instructions in AArch64 state.</p> <p>0b0000 No SM4 instructions implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0001 SM4E and SM4EKEY instructions implemented.</p> <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.

Bits	Name	Description	Reset
[39:36]	SM3	<p>Indicates support for the following SM3 instructions SM3SS1, SM3TT1A, SM3TT1B, SM3TT2A, SM3TT2B, SM3PARTW1, and SM3PARTW2 in AArch64 state.</p> <p>0b0000</p> <p>The specified instructions are not implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0001</p> <p>The specified instructions are implemented.</p> <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[35:32]	SHA3	<p>Indicates support for the following SHA3 instructions EOR3, RAX1, XAR, and BCAX in AArch64 state.</p> <p>0b0000</p> <p>The specified instructions are not implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0001</p> <p>The specified instructions are implemented.</p> <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[31:28]	RDM	<p>Indicates support for SQRDMLAH and SQRDMLSH instructions in AArch64 state.</p> <p>0b0001</p> <p>SQRDMLAH and SQRDMLSH instructions implemented.</p>	0b0001
[27:24]	TME	<p>Indicates support for the following TME instructions TCANCEL, TCOMMIT, TSTART, and TTEST.</p> <p>0b0000</p> <p>The specified instructions are not implemented.</p> <p>Access to this field is: RO</p>	0b0000
[23:20]	Atomic	<p>Indicates support for Atomic instructions in AArch64 state.</p> <p>0b0010</p> <p>LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP, and SWP instructions implemented.</p>	0b0010
[19:16]	CRC32	<p>Indicates support for the following CRC32 instructions CRC32B, CRC32H, CRC32W, CRC32X, CRC32CB, CRC32CH, CRC32CW, and CRC32CX in AArch64 state.</p> <p>0b0001</p> <p>The specified instructions are implemented.</p>	0b0001

Bits	Name	Description	Reset
[15:12]	SHA2	<p>Indicates support for SHA2 instructions in AArch64 state.</p> <p>0b0000 No SHA2 instructions implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0010 Implements instructions:</p> <ul style="list-style-type: none"> SHA256H, SHA256H2, SHA256SU0, and SHA256SU1. SHA512H, SHA512H2, SHA512SU0, and SHA512SU1. <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0010, respective to the value.
[11:8]	SHA1	<p>Indicates support for the following SHA1 instructions SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 in AArch64 state.</p> <p>0b0000 The specified instructions are not implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0001 The specified instructions are implemented.</p> <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[7:4]	AES	<p>Indicates support for AES instructions in AArch64 state.</p> <p>0b0000 No AES instructions implemented.</p> <p>This value applies when the complex is not implemented with the Cryptographic Extensions or the CRYPTODISABLE input is HIGH.</p> <p>0b0010 AESE, AESD, AESMC, and AESIMC instructions implemented, and PMULL and PMULL2 instructions operating on 64-bit source elements.</p> <p>This value applies when the complex is implemented with the Cryptographic Extensions and the CRYPTODISABLE input is LOW.</p>	The reset values can be the following: 0b0000, 0b0010, respective to the value.
[3:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64ISAR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b000

Accessibility

MRS <Xt>, ID_AA64ISAR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR0_EL1;

```

A.6.12 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0000	0001	0001	0001	0001	0001	0001	0001	0000	0000	0010	0001	0001	0000	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

Bit descriptions

Figure A-71: AARCH64_ID_AA64ISAR1_EL1 bit assignments




Table A-187: ID_AA64ISAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	LS64	Indicates support for LD64B and ST64B* instructions, and the ACCDATA_EL1 register. 0b0000 The LD64B, ST64B, ST64BV, and ST64BV0 instructions, the ACCDATA_EL1 register, and associated traps are not supported.	0b0000
[59:56]	XS	Indicates support for the XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the HCRX_EL2.{FGTnXS, FnXS} fields in AArch64 state. 0b0001 The XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the HCRX_EL2.{FGTnXS, FnXS} fields are supported.	0b0001
[55:52]	I8MM	Indicates support for the following Advanced SIMD and Floating-point Int8 matrix multiplication instructions SMMMLA, SUDOT, UMMMLA, USMMMLA, and USDOT in AArch64 state. 0b0001 The specified instructions are implemented.	0b0001
[51:48]	DGH	Indicates support for the Data Gathering Hint instruction. 0b0001 Data Gathering Hint is implemented.	0b0001
[47:44]	BF16	Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. 0b0001 BFCVT, BFCVTN, BFCVTN2, BFDOT, BFMLALB, BFMLALT, and BFMMMLA instructions are implemented.	0b0001
[43:40]	SPECRES	Indicates support for prediction invalidation instructions in AArch64 state. 0b0001 CFP RCTX, DVP RCTX and CPP RCTX instructions are implemented.	0b0001
[39:36]	SB	Indicates support for SB instruction in AArch64 state. 0b0001 SB instruction is implemented.	0b0001
[35:32]	FRINTTS	Indicates support for FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions. 0b0001 The specified instructions are implemented.	0b0001

Bits	Name	Description	Reset
[31:28]	GPI	Indicates support for an IMPLEMENTATION DEFINED algorithm is implemented in the PE for generic code authentication in AArch64 state. 0b0000 Generic Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	0b0000
[27:24]	GPA	Indicates whether the QARMA5 algorithm is implemented in the PE for generic code authentication in AArch64 state. 0b0000 Generic Authentication using the QARMA5 algorithm is not implemented.	0b0000
[23:20]	LRCPC	Indicates support for weaker release consistency, RCpc, based model. 0b0010 Implement instructions: <ul style="list-style-type: none"> The no offset LDAPR, LDAPRB, and LDAPRH instructions. LDAPR (unscaled immediate) and STLR (unscaled immediate). 	0b0010
[19:16]	FCMA	Indicates support for complex number addition and multiplication, where numbers are stored in vectors. 0b0001 The FCMLA and FCADD instructions are implemented.	0b0001
[15:12]	JSCVT	Indicates support for JavaScript conversion from double precision floating point values to integers in AArch64 state. 0b0001 The FJCVTZS instruction is implemented.	0b0001
[11:8]	API	Indicates whether an IMPLEMENTATION DEFINED algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. 0b0000 Address Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	0b0000
[7:4]	APA	Indicates whether the QARMA5 algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. 0b0000 Address Authentication using the QARMA5 algorithm is not implemented.	0b0000
[3:0]	DPB	Data Persistence writeback. Indicates support for the DC CVAP and DC CVADP instructions in AArch64 state. 0b0010 DC CVAP and DC CVADP supported.	0b0010

Access

MRS <Xt>, ID_AA64ISAR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b001

Accessibility

MRS <Xt>, ID_AA64ISAR1_EL1

```
if PSTATE.EL == EL0 then
```


```
if EL2Enabled() && HCR_EL2.TGE == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
else
    AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR1_EL1;
```

A.6.13 ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, **RES0** from EL1, EL2, and EL3.

Attributes

Width

64

Functional group


Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	xxxx	xxxx	0101	0001	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-72: AARCH64_ID_AA64ISAR2_EL1 bit assignments



Table A-189: ID_AA64ISAR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:28]	RES0	Reserved	RES0
[27:24]	PAC_frac	Indicates which address bit is used to determine the size of the PAC field. 0b0001 The address bit which is used to define the size of the PAC field is fixed.	0b0001
[23:16]	RES0	Reserved	RES0
[15:12]	APA3	Indicates whether the QARMA3 algorithm is implemented in the PE for address authentication in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. 0b0101 Address Authentication using the QARMA3 algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.	0b0101
[11:8]	GPA3	Indicates whether the QARMA3 algorithm is implemented in the PE for generic code authentication in AArch64 state. 0b0001 Generic Authentication using the QARMA3 algorithm is implemented. This includes the PACGA instruction.	0b0001
[7:4]	RPRES	Indicates support for 12 bits of mantissa in reciprocal and reciprocal square root instructions in AArch64 state, when FPCR.AH is 1. 0b0000 Reciprocal and reciprocal square root estimates give 8 bits of mantissa, when FPCR.AH is 1.	0b0000
[3:0]	WFXt	Indicates support for the WFET and WFIT instructions in AArch64 state. 0b0010 WFET and WFIT are supported, and the register number is reported in the ESR_ELx on exceptions.	0b0010

Access

MRS <Xt>, ID_AA64ISAR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b010

Accessibility

MRS <Xt>, ID_AA64ISAR2_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR2_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR2_EL1;
```

A.6.14 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0010	0001	xxxx	xxxx	0000	0010	0010	0010	0000	0000	0001	xxxx	0001	0001	0010	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-73: AARCH64_ID_AA64MMFR0_EL1 bit assignments




Table A-191: ID_AA64MMFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	ECV	Indicates presence of Enhanced Counter Virtualization. 0b0010 Enhanced Counter Virtualization is implemented. Supports CNTHCTL_EL2.{EL1TVT, EL1TVCT, EL1NVPCT, EL1NVVCT, EVNTIS, ECV}, CNTKCTL_EL1.EVNTIS, CNTPCTSS_EL0 counter views, and CNTVCTSS_EL0 counter views. Extends the PMSCR_EL1.PCT, PMSCR_EL2.PCT, TRFCR_EL1.TS, and TRFCR_EL2.TS fields. Supports CNTPOFF_EL2.	0b0010
[59:56]	FGT	Indicates presence of the Fine-Grained Trap controls. 0b0001 Fine-grained trap controls are implemented. Supports: <ul style="list-style-type: none"> If EL2 is implemented, the HAFGRTR_EL2, HDFGRTR_EL2, HDFGWTR_EL2, HFGRTR_EL2, HFGITR_EL2 and HFGWTR_EL2 registers, and their associated traps. If EL2 is implemented, MDCR_EL2.TDCC. If EL3 is implemented, MDCR_EL3.TDCC. If both EL2 and EL3 are implemented, SCR_EL3.FGTEn. 	0b0001
[55:48]	RES0	Reserved	RES0
[47:44]	ExS	Indicates support for disabling context synchronizing exception entry and exit. 0b0000 All exception entries and exits are context synchronization events.	0b0000
[43:40]	TGran4_2	Indicates support for 4KB memory granule size at stage 2. 0b0010 4KB granule supported at stage 2.	0b0010
[39:36]	TGran64_2	Indicates support for 64KB memory granule size at stage 2. 0b0010 64KB granule supported at stage 2.	0b0010
[35:32]	TGran16_2	Indicates support for 16KB memory granule size at stage 2. 0b0010 16KB granule supported at stage 2.	0b0010
[31:28]	TGran4	Indicates support for 4KB memory translation granule size. 0b0000 4KB granule supported.	0b0000

Bits	Name	Description	Reset
[27:24]	TGran64	Indicates support for 64KB memory translation granule size. 0b0000 64KB granule supported.	0b0000
[23:20]	TGran16	Indicates support for 16KB memory translation granule size. 0b0001 16KB granule supported.	0b0001
[19:16]	RES0	Reserved	RES0
[15:12]	SNSMem	Indicates support for a distinction between Secure and Non-secure Memory. 0b0001 Does support a distinction between Secure and Non-secure Memory.	0b0001
[11:8]	BigEnd	Indicates support for mixed-endian configuration. 0b0001 Mixed-endian support. The SCTLR_El _x .EE and SCTLR_El ₁ .EOE bits can be configured.	0b0001
[7:4]	ASIDBits	Number of ASID bits. 0b0010 16 bits.	0b0010
[3:0]	PARange	Physical Address range supported. 0b0010 40 bits, 1TB.	0b0010

Access

MRS <Xt>, ID_AA64MMFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b000

Accessibility

MRS <Xt>, ID_AA64MMFR0_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR0_EL1;
```

A.6.15 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	0001	0001	0001	0001	0000	0001	0001	0011	0001	0010	0001	0010	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-74: AARCH64_ID_AA64MMFR1_EL1 bit assignments




Table A-193: ID_AA64MMFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	ECBHB	<p>Indicates support for restrictions on branch history speculation around exceptions.</p> <p>0b0000</p> <p>The implementation does not disclose whether the branch history information created in a context before an exception to a higher Exception level using AArch64 can be used by code before that exception to exploitatively control the execution of any indirect branches in code in a different context after the exception.</p> <p>This value applies when !FEAT_ECBHB.</p> <p>0b0001</p> <p>The branch history information created in a context before an exception to a higher Exception level using AArch64 cannot be used by code before that exception to exploitatively control the execution of any indirect branches in code in a different context after the exception.</p> <p>This value applies when FEAT_ECBHB.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[59:52]	RES0	Reserved	RES0
[51:48]	nTLBPA	<p>Indicates support for intermediate caching of translation table walks.</p> <p>0b0001</p> <p>The intermediate caching of translation table walks does not include non-coherent physical translation caches.</p>	0b0001
[47:44]	AFP	<p>Indicates support for FPCR.{AH, FIZ, NEP}.</p> <p>0b0001</p> <p>The FPCR.{AH, FIZ, NEP} fields are supported.</p>	0b0001
[43:40]	HCX	<p>Indicates support for HCRX_EL2 and its associated EL3 trap.</p> <p>0b0001</p> <p>HCRX_EL2 and its associated EL3 trap are supported.</p>	0b0001
[39:36]	ETS	<p>Indicates support for Enhanced Translation Synchronization.</p> <p>0b0001</p> <p>Enhanced Translation Synchronization is not supported.</p>	0b0001
[35:32]	TWED	<p>Indicates support for the configurable delayed trapping of WFE.</p> <p>0b0000</p> <p>Configurable delayed trapping of WFE is not supported.</p>	0b0000
[31:28]	XNX	<p>Indicates support for execute-never control distinction by Exception level at stage 2.</p> <p>0b0001</p> <p>Distinction between EL0 and EL1 execute-never control at stage 2 supported.</p>	0b0001
[27:24]	SpecSEI	<p>Describes whether the PE can generate SError exceptions from speculative reads of memory, including speculative instruction fetches.</p> <p>0b0001</p> <p>The PE might generate an SError exception due to an External abort on a speculative read.</p>	0b0001

Bits	Name	Description	Reset
[23:20]	PAN	Privileged Access Never. Indicates support for the PAN bit in PSTATE, SPSR_EL1, SPSR_EL2, SPSR_EL3, and DSPSR_ELO. 0b0011 PAN supported, AT S1E1RP and AT S1E1WP instructions supported, and SCTLRL_EL1.EPAN and SCTLRL_EL2.EPAN bits supported.	0b0011
[19:16]	LO	LORegions. Indicates support for LORegions. 0b0001 LORegions supported.	0b0001
[15:12]	HPDS	Hierarchical Permission Disables. Indicates support for disabling hierarchical controls in translation tables. 0b0010 Disabling of hierarchical controls supported with the TCR_EL1.{HPD1, HPD0}, TCR_EL2.HPD or TCR_EL2.{HPD1, HPD0}, and TCR_EL3.HPD bits. Hardware allocation of bits[62:59] of the Translation table descriptors from the final lookup level is possible for IMPLEMENTATION DEFINED use.	0b0010
[11:8]	VH	Virtualization Host Extensions. 0b0001 Virtualization Host Extensions supported.	0b0001
[7:4]	VMIDBits	Number of VMID bits. 0b0010 16 bits	0b0010
[3:0]	HAFDBS	Hardware updates to Access flag and Dirty state in translation tables. 0b0010 Support for hardware update of the Access flag for Block and Page descriptors. Hardware update of dirty state is supported.	0b0010

Access

MRS <Xt>, ID_AA64MMFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b001

Accessibility

MRS <Xt>, ID_AA64MMFR1_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR1_EL1;

```

A.6.16 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, **RES0** from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0001	0010	0010	0001	xxxx	0001	0001	0001	0001	0000	0001	0000	0001	0000	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-75: AARCH64_ID_AA64MMFR2_EL1 bit assignments




Table A-195: ID_AA64MMFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	EOPD	Indicates support for the EOPD mechanism. 0b0001 EOPDx mechanism is implemented.	0b0001
[59:56]	EVT	Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. 0b0010 HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are supported.	0b0010
[55:52]	BBM	Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation. 0b0010 Level 2 support for changing block size is supported.	0b0010
[51:48]	TTL	Indicates support for TTL field in address operations. 0b0001 TLB maintenance instructions by address have bits[47:44] holding the TTL field.	0b0001
[47:44]	RES0	Reserved	RES0
[43:40]	FWB	Indicates support for HCR_EL2.FWB. 0b0001 HCR_EL2.FWB is supported.	0b0001
[39:36]	IDS	Indicates the value of ESR_ELx.EC that reports an exception generated by a read access to the feature ID space. 0b0001 All exceptions generated by an AArch64 read access to the feature ID space are reported by ESR_ELx.EC == 0x18.	0b0001
[35:32]	AT	Identifies support for unaligned single-copy atomicity and atomic functions. 0b0001 Unaligned single-copy atomicity and atomic functions with a 16-byte address range aligned to 16-bytes are supported.	0b0001

Bits	Name	Description	Reset
[31:28]	ST	Identifies support for small translation tables. 0b0001 The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 48 for 4KB and 16KB granules, and 47 for 64KB granules.	0b0001
[27:24]	NV	Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. 0b0000 Nested virtualization is not supported.	0b0000
[23:20]	CCIDX	Support for the use of revised CCSIDR_EL1 register format. 0b0001 64-bit format implemented for all levels of the CCSIDR_EL1.	0b0001
[19:16]	VARange	Indicates support for a larger virtual address. 0b0000 VMSAv8-64 supports 48-bit VAs.	0b0000
[15:12]	IESB	Indicates support for the IESB bit in the SCTLR_ELx registers. 0b0001 IESB bit in the SCTLR_ELx registers is supported.	0b0001
[11:8]	LSM	Indicates support for LSMAOE and nTLSMD bits in SCTLR_EL1 and SCTLR_EL2. 0b0000 LSMAOE and nTLSMD bits not supported.	0b0000
[7:4]	UAO	User Access Override. 0b0001 UAO supported.	0b0001
[3:0]	CnP	Indicates support for Common not Private translations. 0b0001 Common not Private translations supported.	0b0001

Access

MRS <Xt>, ID_AA64MMFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b010

Accessibility

MRS <Xt>, ID_AA64MMFR2_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR2_EL1;

```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR2_EL1;
```

A.6.17 MPAMIDR_EL1, MPAM ID Register (EL1)

Indicates the presence and maximum PARTID and PMG values supported in the implementation. It also indicates whether the implementation supports MPAM virtualization.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xx10	010x	xxxx	xxxx	xxxx	xxxx	0000	0001	xxxx	xxxx	xxx0	011x	0000	0000	0011	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

MPAMIDR_EL1 indicates the MPAM implementation parameters of the PE.

Figure A-76: AARCH64_MPAMIDR_EL1 bit assignments




Table A-197: MPAMIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:62]	RES0	Reserved	RES0
[61]	HAS_SDEFLT	HAS_SDEFLT indicates support for MPAM3_EL3.SDEFLT bit. 0b1 The SDEFLT bit is implemented in MPAM3_EL3. When MPAM3_EL3.SDEFLT == 1, accesses from the Secure Execution state use the default PARTID, PARTID == 0.	0b1
[60]	HAS_FORCE_NS	HAS_FORCE_NS indicates support for MPAM3_EL3.FORCE_NS bit. 0b0 The FORCE_NS bit is not implemented in MPAM3_EL3. When MPAM3_EL3.FORCE_NS == 1, accesses from the Secure Execution state have MPAM_NS == 1.	0b0
[59]	SP4	Supports 4 MPAM PARTID spaces. 0b0 MPAM supports 2 PARTID spaces.	0b0
[58]	HAS_TIDR	HAS_TIDR indicates support for MPAM2_EL2.TIDR bit. 0b1 The TIDR bit is implemented in MPAM2_EL2.	0b1
[57]	HAS_ALTSP	HAS_ALTSP indicates support for alternative PARTID spaces. 0b0 Alternative PARTID spaces are not implemented.	0b0
[56:40]	RES0	Reserved	RES0
[39:32]	PMG_MAX	The largest value of PMG that the implementation can generate. The PMG_I and PMG_D fields of every MPAMn_ELx must implement at least enough bits to represent PMG_MAX. 0x01 Max PMG field is 1	0x01
[31:21]	RES0	Reserved	RES0
[20:18]	VPMR_MAX	Indicates the maximum register index n for the MPAMVPM<n>_EL2 registers. 0b001 Two MPAMVPMn_EL2 registers are implemented	0b001
[17]	HAS_HCR	HAS_HCR indicates that the PE implementation supports MPAM virtualization, including MPAMHCR_EL2, MPAMVPMV_EL2, and MPAMVPM<n>_EL2 with n in the range 0 to VPMR_MAX. Must be 0 if EL2 is not implemented in either Security state. 0b1 MPAM virtualization is supported.	0b1
[16]	RES0	Reserved	RES0
[15:0]	PARTID_MAX	The largest value of PARTID that the implementation can generate. The PARTID_I and PARTID_D fields of every MPAMn_ELx must implement at least enough bits to represent PARTID_MAX. 0x003F Max PARTID field is 63	0x003F

Access

MRS <Xt>, MPAMIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0100	0b100

Accessibility

MRS <Xt>, MPAMIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && MPAMHCR_EL2.TRAP_MPAMIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MPAM2_EL2.TIDR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MPAMIDR_EL1;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MPAMIDR_EL1;
```

A.6.18 IMP_CPUCFR_EL1, CPU Configuration Register

This register provides configuration information for the core.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx

63 59 55 51 47 43 39 35 31 27 23 19 15 11 7 3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-77: AARCH64_IMP_CPUCFR_EL1 bit assignments




Table A-199: IMP_CPUCFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	L2PRESENT	Indicates whether an L2 cache is present in the complex containing this core. 0b0 An L2 cache is not present in the complex. 0b1 An L2 cache is present in the complex.	x
[18]	RES0	Reserved	RES0
[17:16]	CORES	The number of cores in the complex containing this core. 0b00 One core. 0b01 Two cores. 0b11 Four cores.	xx
[15:14]	RES0	Reserved	RES0
[13]	L2EVA	Indicates whether the L2 cache optimized evict/allocate accesses are implemented. Possible values of this field are: 0b0 Not implemented. 0b1 Implemented.	x

Bits	Name	Description	Reset
[12:11]	RES0	Reserved	RES0
[10]	L2PARTS	Indicates the configured number of L2 cache partitions. Possible values of this field are: 0b0 One partition. 0b1 Two partitions.	x
[9:8]	RES0	Reserved	RES0
[7]	L2SLICES	Indicates the configured number of L2 cache slices. Possible values of this field are: 0b0 One slice. 0b1 Two slices.	x
[6:5]	RES0	Reserved	RES0
[4]	VPU	Describes the configured VPU datapath width. Possible values of this field are: 0b0 Two 64-bit datapaths are configured.	x
[3]	RES1	Reserved	RES1
[2]	SCU	Indicates whether the SCU is present or not. 0b0 The SCU is present.	0b0
[1]	RES0	Reserved	RES0
[0]	CCP	Indicates whether core cache protection is present or not. 0b0 Core RAMs are not protected. 0b1 Core RAMs are protected with ECC/Parity.	The reset values can be the following: 0b0, 0b1, respective to the value.

Access

MRS <Xt>, S3_0_C15_C0_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0000	0b000

Accessibility

MRS <Xt>, S3_0_C15_C0_0

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else

```

```
        X[t, 64] = IMP_CPUCFR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUCFR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUCFR_EL1;
```

A.6.19 CCSIDR_EL1, Current Cache Size ID Register

Provides information about the architecture of the currently selected cache.

Configurations

The implementation includes one CCSIDR_EL1 for each cache that it can access. CSSELR_EL1 selects which Cache Size ID Register is accessible.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions



The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on these parameters.

Figure A-78: AARCH64_CCSIDR_EL1 bit assignments




Table A-201: CCSIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:32]	NumSets	(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.	24 {x}
[31:24]	RES0	Reserved	RES0
[23:3]	Associativity	(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.	21 {x}
[2:0]	LineSize	(Log ₂ (Number of bytes in cache line)) - 4. For example: <ul style="list-style-type: none">For a line length of 16 bytes: Log₂(16) = 4, LineSize entry = 0. This is the minimum line length.For a line length of 32 bytes: Log₂(32) = 5, LineSize entry = 1. Note: The C++ 17 specification has two defined parameters relating to the granularity of memory that does not interfere. For generic software and tools, Arm will set the hardware_destructive_interference_size parameter to 256 bytes and the hardware_constructive_interference_size parameter to 64 bytes. When FEAT_MTE2 is implemented, where a cache only holds Allocation tags, this field is RES0 .	xxx

Access

MRS <Xt>, CCSIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b000

Accessibility

If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR_EL1 read is treated as **NOP**.
- The CCSIDR_EL1 read is **UNDEFINED**. If FEAT_IDST is implemented, this is permitted to be reported with EC code 0x18.
- The CCSIDR_EL1 read returns an **UNKNOWN** value.

MRS <Xt>, CCSIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
```

```
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TID2 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CCSIDR_EL1 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = CCSIDR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = CCSIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = CCSIDR_EL1;
```

A.6.20 CLIDR_EL1, Cache Level ID Register

Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the Level of Coherence (LoC) and Level of Unification (LoU) for the cache hierarchy.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	x000	0000	000x	xxxx	xx00	0xxx	0000	0000	0000	0000	00xx	x011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-79: AARCH64_CLIDR_EL1 bit assignments




Table A-203: CLIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:47]	RES0	Reserved	RES0
[46:45]	Ttype7	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[44:43]	Ttype6	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[42:41]	Ttype5	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[40:39]	Ttype4	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[38:37]	Ttype3	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00

Bits	Name	Description	Reset
[36:35]	Ttype2	<p>Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</p> <p>0b00</p> <p>No Tag Cache.</p> <p>This value applies when the BROADCASTMTE input is LOW or the complex is configured without an L2 cache.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines.</p> <p>This value applies when the BROADCASTMTE input is HIGH and the complex is configured with an L2 cache.</p>	The reset values can be the following: 0b00, 0b10, respective to the value.
[34:33]	Ttype1	<p>Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</p> <p>0b00</p> <p>No Tag Cache.</p> <p>This value applies when the BROADCASTMTE input is LOW.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines.</p> <p>This value applies when the BROADCASTMTE input is HIGH.</p>	The reset values can be the following: 0b00, 0b10, respective to the value.
[32:30]	ICB	<p>Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions.</p> <p>0b001</p> <p>L1 cache is the highest Inner Cacheable level.</p> <p>This value applies when the complex is configured without an L2 cache.</p> <p>0b010</p> <p>L2 cache is the highest Inner Cacheable level.</p> <p>This value applies when the complex is configured with an L2 cache.</p>	The reset values can be the following: 0b001, 0b010, respective to the value.
[29:27]	LoUU	<p>Level of Unification Uniprocessor for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>Note: This field does not describe the requirements for instruction cache invalidation. See CTR_EL0.DIC.</p> <p>Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches.</p> <p>0b000</p> <p>Level of Unification Uniprocessor is before the L1 D-cache.</p>	0b000

Bits	Name	Description	Reset
[26:24]	LoC	<p>Level of Coherence for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>0b001 Level of Coherency is after the L1 D-cache.</p> <p>This value applies when the complex is configured without an L2 cache.</p> <p>0b010 Level of Coherency is after the L2 cache.</p> <p>This value applies when the complex is configured with an L2 cache.</p>	The reset values can be the following: 0b001, 0b010, respective to the value.
[23:21]	LoUIS	<p>Level of Unification Inner Shareable for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>Note: This field does not describe the requirements for instruction cache invalidation. See CTR_ELO.DIC.</p> <p>Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches.</p> <p>0b000 Level of Unification Inner Shareable is before the L1 D-cache.</p>	0b000
[20:18]	Ctype7	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[17:15]	Ctype6	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000

Bits	Name	Description	Reset
[14:12]	Ctype5	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[11:9]	Ctype4	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[8:6]	Ctype3	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000

Bits	Name	Description	Reset
[5:3]	Ctype2	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>This value applies when the complex is configured without an L2 cache.</p> <p>0b100 Unified cache.</p> <p>This value applies when the complex is configured with an L2 cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	The reset values can be the following: 0b000, 0b100, respective to the value.
[2:0]	Ctype1	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b011 Separate instruction and data caches.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b011

Access

MRS <Xt>, CLIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b001

Accessibility

MRS <Xt>, CLIDR_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CLIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);

```

```
else
    X[t, 64] = CLIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = CLIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = CLIDR_EL1;
```

A.6.21 GMID_EL1, Multiple tag transfer ID Register

Indicates the block size that is accessed by the LDGM and STGM System instructions.

Configurations

This register is present only when the BROADCASTMTE input is HIGH. Otherwise, direct accesses to GMID_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-80: AARCH64_GMID_EL1 bit assignments




Table A-205: GMID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3:0]	BS	Log ₂ of the block size in words. The minimum supported size is 16B (value == 2) and the maximum is 256B (value == 6). 0b0100 64 bytes.	0b0100

Access

MRS <Xt>, GMID_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b100

Accessibility

MRS <Xt>, GMID_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID5 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = GMID_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = GMID_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = GMID_EL1;

```

A.6.22 CSSELR_EL1, Cache Size Selection Register

Selects the current Cache Size ID Register, CCSIDR_EL1, by specifying the required cache level and the cache type (either instruction or data cache).

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Identification registers

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-81: AARCH64_CSSELR_EL1 bit assignments




Table A-207: CSSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	TnD	Allocation Tag not Data bit. 0b0 Data, Instruction or Unified cache. When CSSELR_EL1.InD == 1, this bit is RES0 . If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR_EL1 is UNKNOWN .	x
[3:1]	Level	Cache level of required cache. 0b000 Level 1 cache. 0b001 Level 2 cache. 0b010 Level 3 cache. All other values are reserved. If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR_EL1 is UNKNOWN .	xxx

Bits	Name	Description	Reset
[0]	InD	Instruction not Data bit. 0b0 Data or unified cache. 0b1 Instruction cache. If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then a read of CSSELR_EL1 is CONSTRAINED UNPREDICTABLE , and returns UNKNOWN values for CSSELR_EL1.{Level, InD}.	x

Access

MRS <Xt>, CSSELR_EL1

op0	op1	CRn	CRm	op2
0b11	0b010	0b0000	0b0000	0b000

MSR CSSELR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b010	0b0000	0b0000	0b000

Accessibility

MRS <Xt>, CSSELR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CSSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CSSELR_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = CSSELR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CSSELR_EL1;
```

MSR CSSELR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.CSSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        CSSELR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    CSSELR_EL1 = X[t, 64];
```

```
elseif PSTATE.EL == EL3 then
    CSSELR_EL1 = X[t, 64];
```

A.6.23 CTR_EL0, Cache Type Register

Provides information about the architecture of the caches.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx01	0100	0100	0100	11xx	xxxx	xxxx	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-82: AARCH64_CTR_EL0 bit assignments




Table A-210: CTR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:38]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[37:32]	TminLine	<p>Tag minimum Line. \log_2 of the number of words covered by Allocation Tags in the smallest cache line of all caches which can contain Allocation tags that are controlled by the PE.</p> <p>0b000000 MTE not supported.</p> <p>This value applies when the BROADCASTMTE input is LOW.</p> <p>0b000100 64 bytes.</p> <p>This value applies when the BROADCASTMTE input is HIGH.</p>	The reset values can be the following: 0b000000, 0b000100, respective to the value.
[31]	RES1	Reserved	RES1
[30]	RES0	Reserved	RES0
[29]	DIC	<p>Instruction cache invalidation requirements for data to instruction coherence.</p> <p>0b0 Instruction cache invalidation to the Point of Unification is required for data to instruction coherence.</p>	0b0
[28]	IDC	<p>Data cache clean requirements for instruction to data coherence. The meaning of this bit is:</p> <p>0b1 Data cache clean to the Point of Unification is not required for instruction to data coherence.</p>	0b1
[27:24]	CWG	<p>Cache writeback granule. \log_2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.</p> <p>0b0100 64 bytes.</p>	0b0100
[23:20]	ERG	<p>Exclusives reservation granule. \log_2 of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.</p> <p>0b0100 64 bytes.</p>	0b0100
[19:16]	DminLine	<p>\log_2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.</p> <p>0b0100 64 bytes.</p>	0b0100
[15:14]	L1Ip	<p>Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache.</p> <p>0b11 Physical Index, Physical Tag (PIPT).</p>	0b11
[13:4]	RES0	Reserved	RES0
[3:0]	IminLine	<p>\log_2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.</p> <p>0b0100 64 bytes.</p>	0b0100

Access

MRS <Xt>, CTR_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	0b0000	0b001

Accessibility

MRS <Xt>, CTR_EL0

```
if PSTATE.EL == EL0 then
    if !ELIsInHost(EL0) && SCTLR_EL1.UCT == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && !ELIsInHost(EL0) && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
        HFGRTR_EL2.CTR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ELIsInHost(EL0) && SCTLR_EL2.UCT == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CTR_EL0;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGRTR_EL2.CTR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CTR_EL0;
elseif PSTATE.EL == EL2 then
    X[t, 64] = CTR_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = CTR_EL0;
```

A.6.24 DCZID_EL0, Data Cache Zero ID Register

Indicates the block size that is written with byte values of 0 by the `dc zva` (Data Cache Zero by Address) System instruction.

If FEAT_MTE is implemented, this register also indicates the granularity at which the `dc gva` and `dc gzva` instructions write.

Configurations

This register is available in all configurations.

Attributes

Width


64

Functional group

Identification registers

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-83: AARCH64_DCZID_EL0 bit assignments




Table A-212: DCZID_EL0 bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	DZP	<p>Data Zero Prohibited. This field indicates whether use of DC ZVA instructions is permitted or prohibited.</p> <p>If FEAT_MTE is implemented, this field also indicates whether use of the DC GVA and DC GZVA instructions are permitted or prohibited.</p> <p>0b0</p> <p>Instructions are permitted.</p> <p>0b1</p> <p>Instructions are prohibited.</p> <p>The value read from this field is governed by the current Exception level and the values of the following fields:</p> <ul style="list-style-type: none">The Effective value of HCR_EL2.TDZ.When the Effective value of HCR_EL2.{E2H, TGE} != '11', SCTLR_EL1.DZE.When the Effective value of HCR_EL2.{E2H, TGE} == '11', SCTLR_EL2.DZE.	x
[3:0]	BS	<p>Log₂ of the block size in words. The maximum size supported is 2KB, indicated by value 0b1001.</p> <p>If FEAT_MTE2 is implemented, the minimum size supported is 16 bytes, indicated by value 0b0010.</p> <p>0b0100</p> <p>64 bytes.</p>	0b0100

Access

MRS <Xt>, DCZID_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, DCZID_EL0

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
        HFGTR_EL2.DCZID_EL0 == '1' then
        _AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = DCZID_EL0;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.DCZID_EL0 == '1' then
        _AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = DCZID_EL0;
elseif PSTATE.EL == EL2 then
    X[t, 64] = DCZID_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = DCZID_EL0;

```

A.7 AArch64 Memory Partitioning and Monitoring registers summary

The following summary table provides an overview of all Memory Partitioning and Monitoring registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-214: Memory Partitioning and Monitoring registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MPAM1_EL1	3	0	C10	C5	0	See individual bit resets.	64-bit	MPAM1 Register (EL1)
MPAM0_EL1	3	0	C10	C5	1	See individual bit resets.	64-bit	MPAM0 Register (EL1)
MPAMHCR_EL2	3	4	C10	C4	0	See individual bit resets.	64-bit	MPAM Hypervisor Control Register (EL2)
MPAMVPMV_EL2	3	4	C10	C4	1	See individual bit resets.	64-bit	MPAM Virtual Partition Mapping Valid Register
MPAM2_EL2	3	4	C10	C5	0	See individual bit resets.	64-bit	MPAM2 Register (EL2)
MPAMVPMO_EL2	3	4	C10	C6	0	See individual bit resets.	64-bit	MPAM Virtual PARTID Mapping Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MPAMVPM1_EL2	3	4	C10	C6	1	See individual bit resets.	64-bit	MPAM Virtual PARTID Mapping Register 1
MPAM3_EL3	3	6	C10	C5	0	See individual bit resets.	64-bit	MPAM3 Register (EL3)

A.8 AArch64 Other system control registers summary

The following summary table provides an overview of all Other system control registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-215: Other system control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SCTLR_EL1	3	0	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL1)
CPACR_EL1	3	0	C1	C0	2	See individual bit resets.	64-bit	Architectural Feature Access Control Register
ZCR_EL1	3	0	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL1)
SCTLR_EL2	3	4	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL2)
HCR_EL2	3	4	C1	C1	0	See individual bit resets.	64-bit	Hypervisor Configuration Register
CPTR_EL2	3	4	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL2)
HSTR_EL2	3	4	C1	C1	3	See individual bit resets.	64-bit	Hypervisor System Trap Register
HFGRTR_EL2	3	4	C1	C1	4	See individual bit resets.	64-bit	Hypervisor Fine-Grained Read Trap Register
HFGWTR_EL2	3	4	C1	C1	5	See individual bit resets.	64-bit	Hypervisor Fine-Grained Write Trap Register
HFGITR_EL2	3	4	C1	C1	6	See individual bit resets.	64-bit	Hypervisor Fine-Grained Instruction Trap Register
ZCR_EL2	3	4	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL2)
HCRX_EL2	3	4	C1	C2	2	See individual bit resets.	64-bit	Extended Hypervisor Configuration Register
HDFGRTR_EL2	3	4	C3	C1	4	See individual bit resets.	64-bit	Hypervisor Debug Fine-Grained Read Trap Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
HDFGWTR_EL2	3	4	C3	C1	5	See individual bit resets.	64-bit	Hypervisor Debug Fine-Grained Write Trap Register
HAFGRTR_EL2	3	4	C3	C1	6	See individual bit resets.	64-bit	Hypervisor Activity Monitors Fine-Grained Read Trap Register
SCTLR_EL3	3	6	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL3)
ZCR_EL3	3	6	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL3)

A.9 AArch64 Performance Monitors registers summary

The following summary table provides an overview of all Performance Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-216: Performance Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMINTENSET_EL1	3	0	C9	C14	1	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
PMINTENCLR_EL1	3	0	C9	C14	2	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
PMMIR_EL1	3	0	C9	C14	6	See individual bit resets.	64-bit	Performance Monitors Machine Identification Register
PMCR_ELO	3	3	C9	C12	0	See individual bit resets.	64-bit	Performance Monitors Control Register
PMCNTENSET_ELO	3	3	C9	C12	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
PMCNTENCLR_ELO	3	3	C9	C12	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
PMOVSLR_ELO	3	3	C9	C12	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
PMSWINC_ELO	3	3	C9	C12	4	See individual bit resets.	64-bit	Performance Monitors Software Increment Register
PMSELR_ELO	3	3	C9	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
PMCEID0_ELO	3	3	C9	C12	6	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMCEID1_ELO	3	3	C9	C12	7	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1
PMCCNTR_ELO	3	3	C9	C13	0	See individual bit resets.	64-bit	Performance Monitors Cycle Count Register
PMXEVTYPER_ELO	3	3	C9	C13	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register
PMXVCNTR_ELO	3	3	C9	C13	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register
PMUSERENR_ELO	3	3	C9	C14	0	See individual bit resets.	64-bit	Performance Monitors User Enable Register
PMOVSSET_ELO	3	3	C9	C14	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
PMEVCNTR0_ELO	3	3	C14	C8	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR1_ELO	3	3	C14	C8	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR2_ELO	3	3	C14	C8	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR3_ELO	3	3	C14	C8	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR4_ELO	3	3	C14	C8	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR5_ELO	3	3	C14	C8	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR6_ELO	3	3	C14	C8	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR7_ELO	3	3	C14	C8	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR8_ELO	3	3	C14	C9	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR9_ELO	3	3	C14	C9	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR10_ELO	3	3	C14	C9	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR11_ELO	3	3	C14	C9	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR12_ELO	3	3	C14	C9	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR13_ELO	3	3	C14	C9	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR14_ELO	3	3	C14	C9	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR15_ELO	3	3	C14	C9	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR16_ELO	3	3	C14	C10	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVCNTR17_ELO	3	3	C14	C10	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR18_ELO	3	3	C14	C10	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR19_ELO	3	3	C14	C10	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVTYPER0_ELO	3	3	C14	C12	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER1_ELO	3	3	C14	C12	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER2_ELO	3	3	C14	C12	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER3_ELO	3	3	C14	C12	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER4_ELO	3	3	C14	C12	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER5_ELO	3	3	C14	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER6_ELO	3	3	C14	C12	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER7_ELO	3	3	C14	C12	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER8_ELO	3	3	C14	C13	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER9_ELO	3	3	C14	C13	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER10_ELO	3	3	C14	C13	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER11_ELO	3	3	C14	C13	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER12_ELO	3	3	C14	C13	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER13_ELO	3	3	C14	C13	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER14_ELO	3	3	C14	C13	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER15_ELO	3	3	C14	C13	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER16_ELO	3	3	C14	C14	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER17_ELO	3	3	C14	C14	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER18_ELO	3	3	C14	C14	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER19_ELO	3	3	C14	C14	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMCCFILTR_ELO	3	3	C14	C15	7	See individual bit resets.	64-bit	Performance Monitors Cycle Count Filter Register

A.9.1 PMMIR_EL1, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation to software.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0110	0000	0010	0000	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-84: AARCH64_PMMIR_EL1 bit assignments




Table A-217: PMMIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[19:16]	BUS_WIDTH	Bus width. Indicates the number of bytes each BUS_ACCESS event relates to. Encoded as $\log_2(\text{number of bytes})$, plus one. 0b0110 32 bytes.	0b0110
[15:8]	BUS_SLOTS	Bus count. The largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle. 0x02 The largest value by which the BUS_ACCESS PMU event may increment in one cycle is 2.	0x02
[7:0]	SLOTS	Operation width. The largest value by which the STALL_SLOT event might increment in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero. 0x01 The largest value by which the STALL_SLOT PMU event may increment in one cycle is 1.	0x01

Access

MRS <Xt>, PMMIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1110	0b110

Accessibility

MRS <Xt>, PMMIR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMMIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.TPM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMMIR_EL1;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
            UNDEFINED;
        elseif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMMIR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = PMMIR_EL1;

```

A.9.2 PMCR_ELO, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

AArch64 register PMCR_ELO bits [31:0] are architecturally mapped to External register PMU.PMCR_ELO bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	xxxx	xxxx	xxxx	xxxx	xxx0	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-85: AARCH64_PMCR_ELO bit assignments




Table A-219: PMCR_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	RAZ	Reserved	RAZ
[23:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:11]	N	<p>Indicates the number of event counters implemented. This value is in the range of 0b00000-0b11111. If the value is 0b00000, then only PMCCNTR_ELO is implemented. If the value is 0b11111, then PMCCNTR_ELO and 31 event counters are implemented.</p> <p>When EL2 is implemented and enabled for the current Security state, reads of this field from EL1 and ELO return the value of MDCR_EL2.HPMN.</p> <p>0b00110 Six event counters and the cycle counter implemented.</p> <p>0b10100 Twenty event counters and the cycle counter implemented.</p>	The reset values can be the following: 0b00110, 0b10100, respective to the value.
[10]	RES0	Reserved	RES0
[9]	FZO	<p>Freeze-on-overflow.</p> <p>Stop event counters on overflow.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is MDCR_EL2.HPMN. If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0 Do not freeze on overflow.</p> <p>0b1 Affected counters do not count when PMOVSLR_ELO[(PMN-1):0] is nonzero.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters PMEVCNTR<n>_ELO. If PMCR_ELO.DP is 1, the cycle counter PMCCNTR_ELO. <p>Other event counters are not affected by this field.</p> <p>When PMCR_ELO.DP is 0, PMCCNTR_ELO is not affected by this field.</p>	x
[8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7]	LP	<p>Long event counter enable.</p> <p>Determines which event counter bit generates an overflow recorded by PMOVSr[n].</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is MDCR_EL2.HPMN. If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0</p> <p>Affected counters overflow on unsigned overflow of PMEVCNTR<n>_ELO[31:0].</p> <p>0b1</p> <p>Affected counters overflow on unsigned overflow of PMEVCNTR<n>_ELO[63:0].</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters PMEVCNTR<n>_ELO. <p>Other event counters and PMCCNTR_ELO are not affected by this field.</p>	x
[6]	RES1	Reserved	RES1
[5]	DP	<p>Disable cycle counter when event counting is prohibited.</p> <p>0b0</p> <p>Cycle counting by PMCCNTR_ELO is not affected by this mechanism.</p> <p>0b1</p> <p>Cycle counting by PMCCNTR_ELO is disabled in prohibited regions and when event counting is frozen:</p> <ul style="list-style-type: none"> If FEAT_PMUv3p1 is implemented, EL2 is implemented, and MDCR_EL2.HPMD is 1, then cycle counting by PMCCNTR_ELO is disabled at EL2. If FEAT_PMUv3p7 is implemented, EL3 is implemented and using AArch64, and MDCR_EL3.MPMX is 1, then cycle counting by PMCCNTR_ELO is disabled at EL3. If FEAT_PMUv3p7 is implemented and event counting is frozen by PMCR_ELO.FZO, then cycle counting by PMCCNTR_ELO is disabled. If EL3 is implemented, MDCR_EL3.SPME is 0, and either FEAT_PMUv3p7 is not implemented or MDCR_EL3.MPMX is 0, then cycle counting by PMCCNTR_ELO is disabled at EL3 and in Secure state. <p>The conditions when this field disables the cycle counter are the same as when event counting by an event counter PMEVCNTR<n>_ELO is prohibited or frozen, when either EL2 is not implemented or n is less than MDCR_EL2.HPMN.</p> <p>For more information, see <i>Prohibiting event and cycle counting</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p>	x
[4]	RAZ/WI	Reserved	RAZ/WI
[3]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[2]	C	<p>Cycle counter reset. The effects of writing to this bit are:</p> <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>Reset PMCCNTR_ELO to zero.</p> <p>Note:</p> <p>Resetting PMCCNTR_ELO does not change the cycle counter overflow bit. If FEAT_PMUV3p5 is implemented, the value of PMCR_ELO.LC is ignored, and bits [63:0] of the cycle counter are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0
[1]	P	<p>Event counter reset.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented and is using AArch64, then PMN is MDCR_EL2.HPMN. <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>If n is in the range of affected event counters, resets each event counter PMEVCNTR<n>_ELO to zero.</p> <p>The effects of writing to this bit are:</p> <ul style="list-style-type: none"> If EL2 is implemented and enabled in the current Security state, in EL0 and EL1, and PMN is not 0, then a write of 1 to this bit resets event counters in the range [0 .. (PMN-1)]. If EL2 is disabled in the current Security state, then a write of 1 to this bit resets all the event counters. In EL2 and EL3, a write of 1 to this bit resets all the event counters. This field does not affect the operation of other event counters and PMCCNTR_ELO. <p>Note:</p> <p>Resetting the event counters does not change the event counter overflow bits. If FEAT_PMUV3p5 is implemented, the values of MDCR_EL2.HLP and PMCR_ELO.LP are ignored, and bits [63:0] of all affected event counters are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0

Bits	Name	Description	Reset
[0]	E	<div>Enable.</div> <div>In the description of this field:</div> <ul style="list-style-type: none">If EL2 is implemented, then PMN is MDCR_EL2.HPMN.If EL2 is not implemented, then PMN is PMCR_ELO.N. <div>0b0</div> <div>Affected counters are disabled and do not count.</div> <div>0b1</div> <div>Affected counters are enabled by PMCNTENSET_ELO.</div> <div>The counters affected by this field are:</div> <ul style="list-style-type: none">If EL2 is implemented, event counters PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state.If EL2 is not implemented, all event counters PMEVCNTR<n>_ELO.The cycle counter PMCCNTR_ELO. <div>Other event counters are not affected by this field.</div>	0b0

Access

MRS <Xt>, PMCR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b000

MSR PMCR_ELO, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b000

Accessibility

MRS <Xt>, PMCR_ELO

```
if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCR_ELO;
```

```

elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.TPM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMCR_EL0;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
            UNDEFINED;
        elseif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCR_EL0;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = PMCR_EL0;

```

MSR PMCR_EL0, <Xt>

```

if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
HDFGWTR_EL2.PMCR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.TPM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            PMCR_EL0 = X[t, 64];
    elseif PSTATE.EL == EL1 then
        if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.PMCR_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                PMCR_EL0 = X[t, 64];
    elseif PSTATE.EL == EL2 then

```

```
if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
    UNDEFINED;
elseif MDCR_EL3.TPM == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    PMCR_EL0 = X[t, 64];
elseif PSTATE.EL == EL3 then
    PMCR_EL0 = X[t, 64];
```

A.9.3 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0000 to 0x001F and 0x4000 to 0x401F.

For more information about the Common events and the use of the PMCEID<n>_ELO registers see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

AArch64 register PMCEID0_ELO bits [31:0] are architecturally mapped to External register [B.7.28 PMCEID0, Performance Monitors Common Event Identification register 0](#) on page 748 bits [31:0].

AArch64 register PMCEID0_ELO bits [63:32] are architecturally mapped to External register [B.7.30 PMCEID2, Performance Monitors Common Event Identification register 2](#) on page 757 bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

RO

Reset value

xxxx	1111	xxxx	1111	x1x1	00xx	x110	0000	0111	111x	xx11	1111	0111	1111	1111	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-86: AARCH64_PMCEID0_ELO bit assignments




Table A-222: PMCEID0_ELO bit descriptions

Bits	Name	Description	Reset
[63:60]	RES0	Reserved	RES0
[59]	IDhi27	IDhi27 corresponds to Common event 0x401B, CTI_TRIGOUT7 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[58]	IDhi26	IDhi26 corresponds to Common event 0x401A, CTI_TRIGOUT6 0b1 The Common event is implemented.	0b1
[57]	IDhi25	IDhi25 corresponds to Common event 0x4019, CTI_TRIGOUT5 0b1 The Common event is implemented.	0b1
[56]	IDhi24	IDhi24 corresponds to Common event 0x4018, CTI_TRIGOUT4 0b1 The Common event is implemented.	0b1
[55:52]	RES0	Reserved	RES0
[51]	IDhi19	IDhi19 corresponds to Common event 0x4013, TRCEXTOUT3 0b1 The Common event is implemented.	0b1
[50]	IDhi18	IDhi18 corresponds to Common event 0x4012, TRCEXTOUT2 0b1 The Common event is implemented.	0b1
[49]	IDhi17	IDhi17 corresponds to Common event 0x4011, TRCEXTOUT1 0b1 The Common event is implemented.	0b1
[48]	IDhi16	IDhi16 corresponds to Common event 0x4010, TRCEXTOUT0 0b1 The Common event is implemented.	0b1
[47]	RES0	Reserved	RES0
[46]	IDhi14	IDhi14 corresponds to Common event 0x400E, TRB_TRIG 0b1 The Common event is implemented.	0b1
[45]	RES0	Reserved	RES0
[44]	IDhi12	IDhi12 corresponds to Common event 0x400C, TRB_WRAP 0b1 The Common event is implemented.	0b1
[43]	IDhi11	IDhi11 corresponds to Common event 0x400B, L3D_CACHE_LMISS_RD 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[42]	IDhi10	IDhi10 corresponds to Common event 0x400A, L2I_CACHE_LMISS 0b0 The Common event is not implemented, or not counted.	0b0
[41]	IDhi9	IDhi9 corresponds to Common event 0x4009, L2D_CACHE_LMISS_RD 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.
[40:39]	RES0	Reserved	RES0
[38]	IDhi6	IDhi6 corresponds to Common event 0x4006, L1I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[37]	IDhi5	IDhi5 corresponds to Common event 0x4005, STALL_BACKEND_MEM 0b1 The Common event is implemented.	0b1
[36]	IDhi4	IDhi4 corresponds to Common event 0x4004, CNT_CYCLES 0b0 The Common event is not implemented, or not counted.	0b0
[35]	IDhi3	IDhi3 corresponds to Common event 0x4003, SAMPLE_COLLISION 0b0 The Common event is not implemented, or not counted.	0b0
[34]	IDhi2	IDhi2 corresponds to Common event 0x4002, SAMPLE_FILTRATE 0b0 The Common event is not implemented, or not counted.	0b0
[33]	IDhi1	IDhi1 corresponds to Common event 0x4001, SAMPLE_FEED 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[32]	IDhi0	IDhi0 corresponds to Common event 0x4000, SAMPLE_POP 0b0 The Common event is not implemented, or not counted.	0b0
[31]	ID31	ID31 corresponds to Common event 0x001F, L1D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[30]	ID30	ID30 corresponds to Common event 0x001E, CHAIN 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x001D, BUS_CYCLES 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x001C, TTBR_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x001B, INST_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x001A, MEMORY_ERROR 0b1 The Common event is implemented.	0b1
[25]	ID25	ID25 corresponds to Common event 0x0019, BUS_ACCESS 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0018, L2D_CACHE_WB 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.

Bits	Name	Description	Reset
[23]	ID23	<p>ID23 corresponds to Common event 0x0017, L2D_CACHE_REFILL</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when the complex is configured without an L2 cache.</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when the complex is configured with an L2 cache.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[22]	ID22	<p>ID22 corresponds to Common event 0x0016, L2D_CACHE</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when the complex is configured without an L2 cache.</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when the complex is configured with an L2 cache.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[21]	ID21	<p>ID21 corresponds to Common event 0x0015, L1D_CACHE_WB</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1
[20]	ID20	<p>ID20 corresponds to Common event 0x0014, L1I_CACHE</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1
[19]	ID19	<p>ID19 corresponds to Common event 0x0013, MEM_ACCESS</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1
[18]	ID18	<p>ID18 corresponds to Common event 0x0012, BR_PRED</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1
[17]	ID17	<p>ID17 corresponds to Common event 0x0011, CPU_CYCLES</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1
[16]	ID16	<p>ID16 corresponds to Common event 0x0010, BR_MIS_PRED</p> <p>0b1</p> <p>The Common event is implemented.</p>	0b1

Bits	Name	Description	Reset
[15]	ID15	ID15 corresponds to Common event 0x000F, UNALIGNED_LDST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[14]	ID14	ID14 corresponds to Common event 0x000E, BR_RETURN_RETIRED 0b1 The Common event is implemented.	0b1
[13]	ID13	ID13 corresponds to Common event 0x000D, BR_IMMED_RETIRED 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x000C, PC_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[11]	ID11	ID11 corresponds to Common event 0x000B, CID_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[10]	ID10	ID10 corresponds to Common event 0x000A, EXC_RETURN 0b1 The Common event is implemented.	0b1
[9]	ID9	ID9 corresponds to Common event 0x0009, EXC_TAKEN 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0008, INST_RETIRED 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0007, ST_RETIRED 0b1 The Common event is implemented.	0b1
[6]	ID6	ID6 corresponds to Common event 0x0006, LD_RETIRED 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0005, L1D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0004, L1D_CACHE 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[3]	ID3	ID3 corresponds to Common event 0x0003, L1D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0002, L1I_TLB_REFILL 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0001, L1I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0000, SW_INCR 0b1 The Common event is implemented.	0b1

Access

MRS <Xt>, PMCEID0_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b110

Accessibility

MRS <Xt>, PMCEID0_EL0

```

if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
HDFGRTR_EL2.PMCEIDn_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCEID0_EL0;
        elsif PSTATE.EL == EL1 then
            if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMCEIDn_EL0 == '1'
then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif MDCR_EL3.TPM == '1' then
                if EL3SDDUndef() then

```

```

        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCEID0_EL0;
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif MDCR_EL3.TPM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCEID0_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMCEID0_EL0;

```

A.9.4 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0020 to 0x003F and 0x4020 to 0x403F.

For more information about the Common events and the use of the PMCEID<n>_ELO registers see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

AArch64 register PMCEID1_EL0 bits [31:0] are architecturally mapped to External register [B.7.29 PMCEID1, Performance Monitors Common Event Identification register 1](#) on page 753 bits [31:0].

AArch64 register PMCEID1_EL0 bits [63:32] are architecturally mapped to External register [B.7.31 PMCEID3, Performance Monitors Common Event Identification register 3](#) on page 761 bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

RO

Reset value

0000	0000	xx00	x000	xxxx	xxxx	x111	x111	1111	1111	1111	1111	0000	1010	0000	0111	111x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-87: AARCH64_PMCEID1_ELO bit assignments




Table A-224: PMCEID1_ELO bit descriptions

Bits	Name	Description	Reset
[63]	IDhi31	IDhi31 corresponds to Common event 0x403F, TME_FAILURE_WSET 0b0 The Common event is not implemented, or not counted.	0b0
[62]	IDhi30	IDhi30 corresponds to Common event 0x403E, TME_FAILURE_TLBI 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[61]	IDhi29	IDhi29 corresponds to Common event 0x403D, TME_FAILURE_SIZE 0b0 The Common event is not implemented, or not counted.	0b0
[60]	IDhi28	IDhi28 corresponds to Common event 0x403C, TME_FAILURE_MEM 0b0 The Common event is not implemented, or not counted.	0b0
[59]	IDhi27	IDhi27 corresponds to Common event 0x403B, TME_FAILURE_IMP 0b0 The Common event is not implemented, or not counted.	0b0
[58]	IDhi26	IDhi26 corresponds to Common event 0x403A, TME_FAILURE_ERR 0b0 The Common event is not implemented, or not counted.	0b0
[57]	IDhi25	IDhi25 corresponds to Common event 0x4039, TME_FAILURE_NEST 0b0 The Common event is not implemented, or not counted.	0b0
[56]	IDhi24	IDhi24 corresponds to Common event 0x4038, TME_FAILURE_CNCL 0b0 The Common event is not implemented, or not counted.	0b0
[55:54]	RES0	Reserved	RES0
[53]	IDhi21	IDhi21 corresponds to Common event 0x4035, TME_CPU_CYCLES_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[52]	IDhi20	IDhi20 corresponds to Common event 0x4034, TME_INST_RETIRED_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[51]	RES0	Reserved	RES0
[50]	IDhi18	IDhi18 corresponds to Common event 0x4032, TME_TRANSACTION_FAILED 0b0 The Common event is not implemented, or not counted.	0b0
[49]	IDhi17	IDhi17 corresponds to Common event 0x4031, TCOMMIT_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[48]	IDhi16	IDhi16 corresponds to Common event 0x4030, TSTART_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[47:39]	RES0	Reserved	RES0
[38]	IDhi6	IDhi6 corresponds to Common event 0x4026, MEM_ACCESS_CHECKED_WR 0b1 The Common event is implemented.	0b1
[37]	IDhi5	IDhi5 corresponds to Common event 0x4025, MEM_ACCESS_CHECKED_RD 0b1 The Common event is implemented.	0b1
[36]	IDhi4	IDhi4 corresponds to Common event 0x4024, MEM_ACCESS_CHECKED 0b1 The Common event is implemented.	0b1
[35]	RES0	Reserved	RES0
[34]	IDhi2	IDhi2 corresponds to Common event 0x4022, ST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[33]	IDhi1	IDhi1 corresponds to Common event 0x4021, LD_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[32]	IDhi0	IDhi0 corresponds to Common event 0x4020, LDST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[31]	ID31	ID31 corresponds to Common event 0x003F, STALL_SLOT 0b1 The Common event is implemented.	0b1
[30]	ID30	ID30 corresponds to Common event 0x003E, STALL_SLOT_FRONTEND 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x003D, STALL_SLOT_BACKEND 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x003C, STALL 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[27]	ID27	ID27 corresponds to Common event 0x003B, OP_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x003A, OP_RETIRED 0b1 The Common event is implemented.	0b1
[25]	ID25	ID25 corresponds to Common event 0x0039, L1D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0038, REMOTE_ACCESS_RD 0b1 The Common event is implemented.	0b1
[23]	ID23	ID23 corresponds to Common event 0x0037, LL_CACHE_MISS_RD 0b1 The Common event is implemented.	0b1
[22]	ID22	ID22 corresponds to Common event 0x0036, LL_CACHE_RD 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0035, ITLB_WALK 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0034, DTLB_WALK 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0033, LL_CACHE_MISS 0b0 The Common event is not implemented, or not counted.	0b0
[18]	ID18	ID18 corresponds to Common event 0x0032, LL_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[17]	ID17	ID17 corresponds to Common event 0x0031, REMOTE_ACCESS 0b0 The Common event is not implemented, or not counted.	0b0
[16]	ID16	ID16 corresponds to Common event 0x0030, L2I_TLB 0b0 The Common event is not implemented, or not counted.	0b0
[15]	ID15	ID15 corresponds to Common event 0x002F, L2D_TLB 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[14]	ID14	ID14 corresponds to Common event 0x002E, L2I_TLB_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[13]	ID13	ID13 corresponds to Common event 0x002D, L2D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x002C, L3D_CACHE_WB 0b0 The Common event is not implemented, or not counted.	0b0
[11]	ID11	ID11 corresponds to Common event 0x002B, L3D_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[10]	ID10	ID10 corresponds to Common event 0x002A, L3D_CACHE_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[9]	ID9	ID9 corresponds to Common event 0x0029, L3D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[8]	ID8	ID8 corresponds to Common event 0x0028, L2I_CACHE_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[7]	ID7	ID7 corresponds to Common event 0x0027, L2I_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[6]	ID6	ID6 corresponds to Common event 0x0026, L1I_TLB 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0025, L1D_TLB 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0024, STALL_BACKEND 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0023, STALL_FRONTEND 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[2]	ID2	ID2 corresponds to Common event 0x0022, BR_MIS_PRED_RETIRED 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0021, BR_RETIRED 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0020, L2D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.

Access

MRS <Xt>, PMCEID1_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b111

Accessibility

MRS <Xt>, PMCEID1_EL0

```

if PSTATE.EL == EL0 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && !ELIsInHost(EL0) && SCR_EL3.FGTEn == '1' &&
HDFGRTR_EL2.PMCEIDn_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCEID1_EL0;
        elsif PSTATE.EL == EL1 then
            if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMCEIDn_EL0 == '1'
then

```

```

    AArch64.SystemAccessTrap(EL2, 0x18);
elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif MDCR_EL3.TPM == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCEID1_EL0;
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif MDCR_EL3.TPM == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCEID1_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMCEID1_EL0;

```

A.10 AArch64 RAS registers summary

The following summary table provides an overview of all RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-226: RAS registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERRIDR_EL1	3	0	C5	C3	0	See individual bit resets.	64-bit	Error Record ID Register
ERRSELR_EL1	3	0	C5	C3	1	See individual bit resets.	64-bit	Error Record Select Register
ERXFR_EL1	3	0	C5	C4	0	See individual bit resets.	64-bit	Selected Error Record Feature Register
ERXCTLR_EL1	3	0	C5	C4	1	See individual bit resets.	64-bit	Selected Error Record Control Register
ERXSTATUS_EL1	3	0	C5	C4	2	See individual bit resets.	64-bit	Selected Error Record Primary Status Register
ERXADDR_EL1	3	0	C5	C4	3	See individual bit resets.	64-bit	Selected Error Record Address Register
ERXPFGF_EL1	3	0	C5	C4	4	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Feature Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERXPGCTL_EL1	3	0	C5	C4	5	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Control Register
ERXPGCDN_EL1	3	0	C5	C4	6	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Countdown Register
ERXMISCO_EL1	3	0	C5	C5	0	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 0
ERXMISC1_EL1	3	0	C5	C5	1	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 1
ERXMISC2_EL1	3	0	C5	C5	2	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 2
ERXMISC3_EL1	3	0	C5	C5	3	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 3
DISR_EL1	3	0	C12	C1	1	See individual bit resets.	64-bit	Deferred Interrupt Status Register
VSESR_EL2	3	4	C5	C2	3	See individual bit resets.	64-bit	Virtual SError Exception Syndrome Register
VDISR_EL2	3	4	C12	C1	1	See individual bit resets.	64-bit	Virtual Deferred Interrupt Status Register (EL2)

A.10.1 ERRIDR_EL1, Error Record ID Register

Defines the highest numbered index of the error records that can be accessed through the Error Record System registers.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-88: AARCH64_ERRIDR_EL1 bit assignments




Table A-227: ERRIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	NUM	Highest numbered index of the records that can be accessed through the Error Record System registers plus one. Zero indicates no records can be accessed through the Error Record System registers. Each implemented record is owned by a node. A node might own multiple records. 0x0002 Two records present.	0x0002

Access

MRS <Xt>, ERRIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b000

Accessibility

MRS <Xt>, ERRIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERRIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERRIDR_EL1;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            UNDEFINED;
```

```
        X[t, 64] = ERRIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = ERRIDR_EL1;
```

A.10.2 ERRSELR_EL1, Error Record Select Register

Selects an error record to be accessed through the Error Record System registers.

Configurations

If ERRIDR_EL1 indicates that zero error records are implemented, then it is **IMPLEMENTATION DEFINED** whether ERRSELR_EL1 is **UNDEFINED** or **RES0**.

Attributes

Width

64


Functional group

RAS registers

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-89: AARCH64_ERRSELR_EL1 bit assignments




Table A-229: ERRSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:0]	SEL	<p>Selects the error record accessed through the ERX registers.</p> <p>0x0000 Selects record 0, containing errors from L1 RAMs</p> <p>0x0001 Selects record 1, containing errors from L2 RAMs</p> <p>If ERRSELR_EL1.SEL is greater than or equal to ERRIDR_EL1.NUM, then all of the following apply:</p> <ul style="list-style-type: none"> The value read back from ERRSELR_EL1.SEL is UNKNOWN. One of the following occurs: <ul style="list-style-type: none"> An UNKNOWN error record is selected. The ERX*_EL1 registers are RAZ/WI. 	16{x}

Access

MRS <Xt>, ERRSELR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b001

MSR ERRSELR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b001

Accessibility

MRS <Xt>, ERRSELR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERRSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERRSELR_EL1;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERRSELR_EL1;
    elseif PSTATE.EL == EL3 then

```

```
X[t, 64] = ERRSELR_EL1;
```

MSR ERRSELR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERRSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERRSELR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ERRSELR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERRSELR_EL1 = X[t, 64];
```

A.11 AArch64 Special-purpose registers summary

The following summary table provides an overview of all Special-purpose registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-232: Special-purpose registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SPSR_EL1	3	0	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL1)
ELR_EL1	3	0	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL1)
SP_ELO	3	0	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (ELO)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DSPSR_ELO	3	3	C4	C5	0	See individual bit resets.	64-bit	Debug Saved Program Status Register
DLR_ELO	3	3	C4	C5	1	See individual bit resets.	64-bit	Debug Link Register
SPSR_EL2	3	4	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL2)
ELR_EL2	3	4	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL2)
SP_EL1	3	4	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (EL1)
SPSR_irq	3	4	C4	C3	0	See individual bit resets.	64-bit	Saved Program Status Register (IRQ mode)
SPSR_abt	3	4	C4	C3	1	See individual bit resets.	64-bit	Saved Program Status Register (Abort mode)
SPSR_und	3	4	C4	C3	2	See individual bit resets.	64-bit	Saved Program Status Register (Undefined mode)
SPSR_fiq	3	4	C4	C3	3	See individual bit resets.	64-bit	Saved Program Status Register (FIQ mode)
SPSR_EL3	3	6	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL3)
ELR_EL3	3	6	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL3)
SP_EL2	3	6	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (EL2)
IMP_CPUPPMCR_EL3	3	6	C15	C2	0	See individual bit resets.	64-bit	Global PPM Configuration Register
IMP_CPUMPMCR_EL3	3	6	C15	C2	1	See individual bit resets.	64-bit	Global MPMM Configuration Register

A.11.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

AArch64 register IMP_CPUPPMCR_EL3 bits [63:0] are architecturally mapped to External register [B.6.1 CPUPPMCR, Global PPM Configuration Register](#) on page 707 bits [63:0].

Attributes

Width

64

Functional group

Special-purpose registers

Access type
RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xxxx	x011	xxxx	xxx0
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-90: AARCH64_IMP_CPUPPMCR_EL3 bit assignments




Table A-233: IMP_CPUPPMCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:18]	RES0	Reserved	RES0
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented 0b00 PDP is not implemented or enabled.	0b00
[15:11]	RES0	Reserved	RES0
[10:8]	MPMM_GEARs	Number of MPMM Gears implemented 0b011 Three MPMM gears are implemented.	0b011
[7:1]	RES0	Reserved	RES0
[0]	MPMPINCTL	MPMM Pin Control Enabled 0b0 MPMM control through SPR and utility bus. 0b1 MPMM control through pin only.	0b0

Access
MRS <Xt>, S3_6_C15_C2_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b000

MSR S3_6_C15_C2_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b000

Accessibility

MRS <Xt>, S3_6_C15_C2_0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPPMCR_EL3;
```

MSR S3_6_C15_C2_0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPPMCR_EL3 = X[t, 64];
```

A.11.2 IMP_CPUMPMCR_EL3, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

Configurations

AArch64 register IMP_CPUMPMCR_EL3 bits [63:0] are architecturally mapped to External register [B.6.2 CPUMPMCR, Global MPMM Configuration Register](#) on page 709 bits [63:0].

Attributes

Width


64

Functional group

Special-purpose registers

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-91: AARCH64_IMP_CPUMPMMCR_EL3 bit assignments




Table A-236: IMP_CPUMPMMCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RES0
[2:1]	MPMM_GEAR	MPMM Gear Select 0b00 Select MPMM Gear 0. 0b01 Select MPMM Gear 1. 0b10 Select MPMM Gear 2.	xx
[0]	MPMM_EN	MPMM Global Enable 0b0 MPMM is disabled. 0b1 MPMM is enabled.	0b0

Access

MRS <Xt>, S3_6_C15_C2_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

MSR S3_6_C15_C2_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

Accessibility

MRS <Xt>, S3_6_C15_C2_1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUMPMCR_EL3;
```

MSR S3_6_C15_C2_1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUMPMCR_EL3 = X[t, 64];
```

A.12 AArch64 System instructions summary

The following summary table provides an overview of all System instructions in the core.

For more information on registers listed in the table, click on the link associated with the register name.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-239: System instructions summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SYS_IMP_CDBGL1DCTR	1	6	C15	C2	0	See individual bit resets.	64-bit	L1 Data Cache Tag Read Operation
SYS_IMP_CDBGL1ICTR	1	6	C15	C2	1	See individual bit resets.	64-bit	L1 Instruction Cache Tag Read Operation
SYS_IMP_CDBGL2TR0	1	6	C15	C2	2	See individual bit resets.	64-bit	L2 TLB Read Operation 0
SYS_IMP_CDBGL2CTR	1	6	C15	C2	3	See individual bit resets.	64-bit	L2 Cache Tag Read Operation

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SYS_IMP_CDBGL1DCDTR	1	6	C15	C2	4	See individual bit resets.	64-bit	L1 Data Cache Dirty Read Operation
SYS_IMP_CDBGL1DCMR	1	6	C15	C3	0	See individual bit resets.	64-bit	L1 Data Cache MTE Tag Read Operation
SYS_IMP_CDBGL2TR1	1	6	C15	C3	2	See individual bit resets.	64-bit	L2 TLB Read Operation 1
SYS_IMP_CDBGL2CMR	1	6	C15	C3	3	See individual bit resets.	64-bit	L2 Cache MTE Tag Read Operation
SYS_IMP_CDBGL1DCDR	1	6	C15	C4	0	See individual bit resets.	64-bit	L1 Data Cache Data Read Operation
SYS_IMP_CDBGL1ICDR	1	6	C15	C4	1	See individual bit resets.	64-bit	L1 Instruction Cache Data Read Operation
SYS_IMP_CDBGL2TR2	1	6	C15	C4	2	See individual bit resets.	64-bit	L2 TLB Read Operation 2
SYS_IMP_CDBGL2CDR	1	6	C15	C4	3	See individual bit resets.	64-bit	L2 Cache Data Read Operation

A.12.1 SYS_IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation

Read contents of the L1 Data Cache Tag Memory.

The cache tag is written to IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-92: AARCH64_SYS_IMP_CDBGL1DCTR bit assignments




Table A-240: SYS_IMP_CDBGL1DCTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8 {x}
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C2, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1DCTR(X[t, 64]);
```

A.12.2 SYS_IMP_CDBGL1ICTR, L1 Instruction Cache Tag Read Operation

Read contents of the L1 Instruction Cache Tag Memory.

The cache tag is written to IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-93: AARCH64_SYS_IMP_CDBGL1ICTR bit assignments




Table A-242: SYS_IMP_CDBGL1ICTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8 {x}
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C2, #1{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b001

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #1{, <Xt>}

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1ICTR(X[t, 64]);

```

A.12.3 SYS_IMP_CDBGL2TR0, L2 TLB Read Operation 0

Read contents of the Level 2 TLB Memory.

Bits [63:0] of the TLB data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes**Width**

64

Functional group

System instructions

Bit descriptions

Figure A-94: AARCH64_SYS_IMP_CDBGL2TR0 bit assignments




Table A-244: SYS_IMP_CDBGL2TR0 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	Way	TLB way	xxxx
[27:10]	RES0	Reserved	RES0
[9:0]	Set	TLB set. Sets 0x000-0x07F access the main TLB and sets 0x080-0x0A4 access the TLB for IPA and walk entries.	10{x}

Access

SYS #6, C15, C2, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C2, #2{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2TR0(X[t, 64]);
```

A.12.4 SYS_IMP_CDBGL2CTR, L2 Cache Tag Read Operation

Read contents of the L2 Cache Tag Memory.

The cache tag is written to IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-95: AARCH64_SYS_IMP_CDBGL2CTR bit assignments




Table A-246: SYS_IMP_CDBGL2CTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	Cache way	xxx
[28:16]	RES0	Reserved	RES0
[15:6]	Set	Cache set	10 {x }
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C2, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.
SYS #6, C15, C2, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
```

```
SYS_IMP_CDBGL2CTR(X[t, 64]);
```

A.12.5 SYS_IMP_CDBGL1DCDTR, L1 Data Cache Dirty Read Operation

Read contents of the L1 Data Cache Dirty Memory.

The cache tag is written to IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-96: AARCH64_SYS_IMP_CDBGL1DCDTR bit assignments




Table A-248: SYS_IMP_CDBGL1DCDTR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8 {x}
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C2, #4{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0010	0b100

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C2, #4{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1DCDTR(X[t, 64]);
```

A.12.6 SYS_IMP_CDBGL1DCMR, L1 Data Cache MTE Tag Read Operation

Read contents of the L1 Data Cache MTE Tag Memory.

The 16 bits of cache MTE tag data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-97: AARCH64_SYS_IMP_CDBGL1DCMR bit assignments




Table A-250: SYS_IMP_CDBGL1DCMR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8 {x}
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C3, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C3, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1DCMR(X[t, 64]);
```

A.12.7 SYS_IMP_CDBGL2TR1, L2 TLB Read Operation 1

Read contents of the Level 2 TLB Memory.

Bits [127:64] of the TLB data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-98: AARCH64_SYS_IMP_CDBGL2TR1 bit assignments




Table A-252: SYS_IMP_CDBGL2TR1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	Way	TLB way	xxxx
[27:10]	RES0	Reserved	RES0
[9:0]	Set	TLB set. Sets 0x000-0x07F access the main TLB and sets 0x080-0x0A4 access the TLB for IPA and walk entries.	10{x}

Access

SYS #6, C15, C3, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C3, #2{, <Xt>}

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2TR1(X[t, 64]);

```

A.12.8 SYS_IMP_CDBGL2CMR, L2 Cache MTE Tag Read Operation

Read contents of the L2 Cache MTE Tag Memory.

The 16 bits of cache MTE tag data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-99: AARCH64_SYS_IMP_CDBGGL2CMR bit assignments




Table A-254: SYS_IMP_CDBGGL2CMR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	Cache way	xxx
[28:16]	RES0	Reserved	RES0
[15:6]	Set	Cache set	10{x}
[5:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C3, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0011	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.
SYS #6, C15, C3, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SYS_IMP_CDBGGL2CMR(X[t, 64]);
```

A.12.9 SYS_IMP_CDBGGL1DCDR, L1 Data Cache Data Read Operation

Read contents of the L1 Data Cache Data Memory.

The 64 bits of cache data are written to IMP_CDBGDR0_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-100: AARCH64_SYS_IMP_CDBGL1DCDR bit assignments




Table A-256: SYS_IMP_CDBGL1DCDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8 { x }
[5:3]	Offset	Cache data element offset	xxx
[2:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C4, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b000

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.
SYS #6, C15, C4, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
```

```
    UNDEFINED;
    elsif PSTATE.EL == EL3 then
        SYS_IMP_CDBGL1ICDR(X[t, 64]);
```

A.12.10 SYS_IMP_CDBGL1ICDR, L1 Instruction Cache Data Read Operation

Read contents of the L1 Instruction Cache Data Memory.

The 32 bits of cache data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-101: AARCH64_SYS_IMP_CDBGL1ICDR bit assignments




Table A-258: SYS_IMP_CDBGL1ICDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	Way	Cache way	xx
[29:14]	RES0	Reserved	RES0
[13:6]	Set	Cache set	8{x}
[5:2]	Offset	Cache data element offset	xxxx
[1:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C4, #1{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b001

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.

SYS #6, C15, C4, #1{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL1ICDR(X[t, 64]);
```

A.12.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2

Read contents of the Level 2 TLB Memory.

Bits [191:128] of the TLB data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-102: AARCH64_SYS_IMP_CDBGL2TR2 bit assignments




Table A-260: SYS IMP_CDBGL2TR2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	Way	TLB way	xxxx
[27:10]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[9:0]	Set	TLB set. Sets 0x000-0x07F access the main TLB and sets 0x080-0x0A4 access the TLB for IPA and walk entries.	10 {x}

Access

SYS #6, C15, C4, #2{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b010

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary TLB entry.

SYS #6, C15, C4, #2{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2TR2(X[t, 64]);
```

A.12.12 SYS IMP_CDBGL2CDR, L2 Cache Data Read Operation

Read contents of the L2 Cache Data Memory.

The 64 bits of cache data are written to IMP_CDBGDRO_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Bit descriptions

Figure A-103: AARCH64_SYS_IMP_CDBGL2CDR bit assignments




Table A-262: SYS IMP_CDBGL2CDR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	Way	Cache way	xxx
[28:16]	RES0	Reserved	RES0
[15:6]	Set	Cache set	10{x}
[5:3]	Offset	Cache data element offset	xxx
[2:0]	RES0	Reserved	RES0

Access

SYS #6, C15, C4, #3{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0100	0b011

Accessibility

If this instruction is executed with a set or way argument that is larger than the value supported by the implementation, then the instruction performs a read on a single arbitrary cache line.
SYS #6, C15, C4, #3{, <Xt>}

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    SYS_IMP_CDBGL2CDR(X[t, 64]);
```


A.13 AArch64 Trace Buffer Extension registers summary

The following summary table provides an overview of all Trace Buffer Extension registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-264: Trace Buffer Extension registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRBLIMITR_EL1	3	0	C9	C11	0	See individual bit resets.	64-bit	Trace Buffer Limit Address Register
TRBPTR_EL1	3	0	C9	C11	1	See individual bit resets.	64-bit	Trace Buffer Write Pointer Register
TRBBASER_EL1	3	0	C9	C11	2	See individual bit resets.	64-bit	Trace Buffer Base Address Register
TRBSR_EL1	3	0	C9	C11	3	See individual bit resets.	64-bit	Trace Buffer Status/syndrome Register
TRBMAR_EL1	3	0	C9	C11	4	See individual bit resets.	64-bit	Trace Buffer Memory Attribute Register
TRBTRG_EL1	3	0	C9	C11	6	See individual bit resets.	64-bit	Trace Buffer Trigger Counter Register
TRBIDR_EL1	3	0	C9	C11	7	See individual bit resets.	64-bit	Trace Buffer ID Register

A.13.1 TRBIDR_EL1, Trace Buffer ID Register

Describes constraints on using the Trace Buffer Unit to software, including whether the Trace Buffer Unit can be programmed at the current Exception level.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace Buffer Extension registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx1x	0110
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-104: AARCH64_TRBIDR_EL1 bit assignments




Table A-265: TRBIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:6]	RES0	Reserved	RES0
[5]	F	<p>Flag updates. Describes how address translations performed by the Trace Buffer Unit manage the Access flag and dirty state.</p> <p>0b1</p> <p>Hardware management of the Access flag and dirty state for accesses made by the Trace Buffer Unit is controlled in the same way as explicit memory accesses in the trace buffer owning translation regime.</p> <p>Note:</p> <p>If hardware management of the Access flag is disabled for a stage of translation, an access to a Page or Block with the Access flag bit not set in the descriptor will generate an Access Flag fault.</p> <p>If hardware management of the dirty state is disabled for a stage of translation, an access to a Page or Block will ignore the Dirty Bit Modifier in the descriptor and might generate a Permission fault, depending on the values of the access permission bits in the descriptor.</p>	0b1

Bits	Name	Description	Reset
[4]	P	<p>Programming not allowed. When read at EL3, this field reads as zero. Otherwise, indicates that the trace buffer is owned by a higher Exception level or another Security state. Defined values are:</p> <p>0b0</p> <p>Programming is allowed.</p> <p>0b1</p> <p>Programming not allowed.</p> <p>The value read from this field depends on the current Exception level and the Effective values of MDCR_EL3.NSTB and MDCR_EL2.E2TB:</p> <ul style="list-style-type: none">If EL3 is implemented, and MDCR_EL3.NSTB is 0b0x, then this field reads as one from:<ul style="list-style-type: none">Non-secure EL1 and Non-secure EL2.If Secure EL2 is implemented and enabled, and MDCR_EL2.E2TB is 0b00, Secure EL1.If EL3 is implemented, and MDCR_EL3.NSTB is 0b1x, then this field reads as one from:<ul style="list-style-type: none">Secure EL1.If Secure EL2 is implemented, Secure EL2.If EL2 is implemented and MDCR_EL2.E2TB is 0b00, Non-secure EL1.If EL3 is not implemented, EL2 is implemented, and MDCR_EL2.E2TB is 0b00, then this field reads as one from EL1. <p>Otherwise, this field reads as zero.</p>	x
[3:0]	Align	<p>Defines the minimum alignment constraint for writes to TRBPTR_EL1 and TRBTRG_EL1.</p> <p>0b0110</p> <p>64 bytes.</p>	0b0110

Access

MRS <Xt>, TRBIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b111

Accessibility

MRS <Xt>, TRBIDR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRBIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = TRBIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = TRBIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = TRBIDR_EL1;
```

A.14 AArch64 Trace unit registers summary

The following summary table provides an overview of all Trace unit registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-267: Trace unit registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCTRACEIDR	2	1	C0	C0	1	See individual bit resets.	64-bit	Trace ID Register
TRCVICTLR	2	1	C0	C0	2	See individual bit resets.	64-bit	Trace ViewInst Main Control Register
TRCSEQEVR0	2	1	C0	C0	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCCNTRLDVR0	2	1	C0	C0	5	See individual bit resets.	64-bit	Trace Counter Reload Value Register <n>
TRCIDR8	2	1	C0	C0	6	See individual bit resets.	64-bit	Trace ID Register 8
TRCIMSPEC0	2	1	C0	C0	7	See individual bit resets.	64-bit	Trace IMP DEF Register 0
TRCPRGCTLR	2	1	C0	C1	0	See individual bit resets.	64-bit	Trace Programming Control Register
TRCVIIECTLR	2	1	C0	C1	2	See individual bit resets.	64-bit	Trace ViewInst Include/Exclude Control Register
TRCSEQEVR1	2	1	C0	C1	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCCNTRLDVR1	2	1	C0	C1	5	See individual bit resets.	64-bit	Trace Counter Reload Value Register <n>
TRCIDR9	2	1	C0	C1	6	See individual bit resets.	64-bit	Trace ID Register 9
TRCVISSCTLR	2	1	C0	C2	2	See individual bit resets.	64-bit	Trace ViewInst Start/Stop Control Register
TRCSEQEVR2	2	1	C0	C2	4	See individual bit resets.	64-bit	Trace Sequencer State Transition Control Register <n>
TRCIDR10	2	1	C0	C2	6	See individual bit resets.	64-bit	Trace ID Register 10
TRCSTATR	2	1	C0	C3	0	See individual bit resets.	64-bit	Trace Status Register
TRCIDR11	2	1	C0	C3	6	See individual bit resets.	64-bit	Trace ID Register 11

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCCONFIGR	2	1	C0	C4	0	See individual bit resets.	64-bit	Trace Configuration Register
TRCCNTCTLR0	2	1	C0	C4	5	See individual bit resets.	64-bit	Trace Counter Control Register <n>
TRCIDR12	2	1	C0	C4	6	See individual bit resets.	64-bit	Trace ID Register 12
TRCCNTCTLR1	2	1	C0	C5	5	See individual bit resets.	64-bit	Trace Counter Control Register <n>
TRCIDR13	2	1	C0	C5	6	See individual bit resets.	64-bit	Trace ID Register 13
TRCAUXCTLR	2	1	C0	C6	0	See individual bit resets.	64-bit	Trace Auxiliary Control Register
TRCSEQRSTEV	2	1	C0	C6	4	See individual bit resets.	64-bit	Trace Sequencer Reset Control Register
TRCSEQSTR	2	1	C0	C7	4	See individual bit resets.	64-bit	Trace Sequencer State Register
TRCEVENTCTLR0	2	1	C0	C8	0	See individual bit resets.	64-bit	Trace Event Control 0 Register
TRCEXTINSEL0	2	1	C0	C8	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCCNTVR0	2	1	C0	C8	5	See individual bit resets.	64-bit	Trace Counter Value Register <n>
TRCIDR0	2	1	C0	C8	7	See individual bit resets.	64-bit	Trace ID Register 0
TRCEVENTCTL1R	2	1	C0	C9	0	See individual bit resets.	64-bit	Trace Event Control 1 Register
TRCEXTINSEL1	2	1	C0	C9	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCCNTVR1	2	1	C0	C9	5	See individual bit resets.	64-bit	Trace Counter Value Register <n>
TRCIDR1	2	1	C0	C9	7	See individual bit resets.	64-bit	Trace ID Register 1
TRCRSR	2	1	C0	C10	0	See individual bit resets.	64-bit	Trace Resources Status Register
TRCEXTINSEL2	2	1	C0	C10	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCIDR2	2	1	C0	C10	7	See individual bit resets.	64-bit	Trace ID Register 2
TRCSTALLCTLR	2	1	C0	C11	0	See individual bit resets.	64-bit	Trace Stall Control Register
TRCEXTINSEL3	2	1	C0	C11	4	See individual bit resets.	64-bit	Trace External Input Select Register <n>
TRCIDR3	2	1	C0	C11	7	See individual bit resets.	64-bit	Trace ID Register 3
TRCTSCTLR	2	1	C0	C12	0	See individual bit resets.	64-bit	Trace Timestamp Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCIDR4	2	1	C0	C12	7	See individual bit resets.	64-bit	Trace ID Register 4
TRCSYNCPR	2	1	C0	C13	0	See individual bit resets.	64-bit	Trace Synchronization Period Register
TRCIDR5	2	1	C0	C13	7	See individual bit resets.	64-bit	Trace ID Register 5
TRCCCCTLR	2	1	C0	C14	0	See individual bit resets.	64-bit	Trace Cycle Count Control Register
TRCIDR6	2	1	C0	C14	7	See individual bit resets.	64-bit	Trace ID Register 6
TRCBBCTLR	2	1	C0	C15	0	See individual bit resets.	64-bit	Trace Branch Broadcast Control Register
TRCIDR7	2	1	C0	C15	7	See individual bit resets.	64-bit	Trace ID Register 7
TRCSSCCRO	2	1	C1	C0	2	See individual bit resets.	64-bit	Trace Single-shot Comparator Control Register <n>
TRCOSLSR	2	1	C1	C1	4	See individual bit resets.	64-bit	Trace OS Lock Status Register
TRCRSCTLR2	2	1	C1	C2	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR3	2	1	C1	C3	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR4	2	1	C1	C4	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR5	2	1	C1	C5	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR6	2	1	C1	C6	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR7	2	1	C1	C7	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR8	2	1	C1	C8	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCSSCSR0	2	1	C1	C8	2	See individual bit resets.	64-bit	Trace Single-shot Comparator Control Status Register <n>
TRCRSCTLR9	2	1	C1	C9	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR10	2	1	C1	C10	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR11	2	1	C1	C11	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR12	2	1	C1	C12	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR13	2	1	C1	C13	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCRSCTLR14	2	1	C1	C14	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCRSCTLR15	2	1	C1	C15	0	See individual bit resets.	64-bit	Trace Resource Selection Control Register <n>
TRCACVR0	2	1	C2	C0	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR0	2	1	C2	C0	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR1	2	1	C2	C2	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR1	2	1	C2	C2	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR2	2	1	C2	C4	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR2	2	1	C2	C4	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR3	2	1	C2	C6	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR3	2	1	C2	C6	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR4	2	1	C2	C8	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR4	2	1	C2	C8	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR5	2	1	C2	C10	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR5	2	1	C2	C10	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR6	2	1	C2	C12	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR6	2	1	C2	C12	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCACVR7	2	1	C2	C14	0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
TRCACATR7	2	1	C2	C14	2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
TRCCIDCVR0	2	1	C3	C0	0	See individual bit resets.	64-bit	Trace Context Identifier Comparator Value Registers <n>
TRCVMIDCVR0	2	1	C3	C0	1	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Value Register <n>
TRCCIDCCTLR0	2	1	C3	C0	2	See individual bit resets.	64-bit	Trace Context Identifier Comparator Control Register 0
TRCVMIDCCTLR0	2	1	C3	C2	2	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Control Register 0
TRCDEVID	2	1	C7	C2	7	See individual bit resets.	64-bit	Trace Device Configuration Register
TRCCCLAIMSET	2	1	C7	C8	6	See individual bit resets.	64-bit	Trace Claim Tag Set Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCCLAIMCLR	2	1	C7	C9	6	See individual bit resets.	64-bit	Trace Claim Tag Clear Register
TRCAUTHSTATUS	2	1	C7	C14	6	See individual bit resets.	64-bit	Trace Authentication Status Register
TRCDEVARCH	2	1	C7	C15	6	See individual bit resets.	64-bit	Trace Device Architecture Register

A.14.1 TRCIDR8, Trace ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations

AArch64 register TRCIDR8 bits [31:0] are architecturally mapped to External register [B.5.2 TRCIDR8, Trace ID Register 8](#) on page 649 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-105: AARCH64_TRCIDR8 bit assignments




Table A-268: TRCIDR8 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	MAXSPEC	Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time. 0x00000000	0x00000000

Access

MRS <Xt>, TRCIDR8

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b110

Accessibility

MRS <Xt>, TRCIDR8

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR8;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR8;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR8;

```

A.14.2 TRCIMSPEC0, Trace IMP DEF Register 0

TRCIMSPEC0 shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

AArch64 register TRCIMSPEC0 bits [31:0] are architecturally mapped to External register [B.5.8 TRCIMSPEC0, Trace IMP DEF Register 0](#) on page 656 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-106: AARCH64_TRCIMSPEC0 bit assignments




Table A-270: TRCIMSPEC0 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3:0]	SUPPORT	Indicates whether the implementation supports IMPLEMENTATION DEFINED features. 0b0000 No IMPLEMENTATION DEFINED features are supported.	0b0000

Access

MRS <Xt>, TRCIMSPEC0

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

MSR TRCIMSPEC0, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, TRCIMSPEC0

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCIMSPECn == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIMSPEC0;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIMSPEC0;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIMSPEC0;
```

MSR TRCIMSPEC0, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
```

```
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.TRCIMSPECn == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif CPTR_EL3.TTA == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCIMSPEC0 = X[t, 64];
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t, 64];
```

A.14.3 TRCIDR9, Trace ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR9 bits [31:0] are architecturally mapped to External register [B.5.3 TRCIDR9, Trace ID Register 9](#) on page 650 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-107: AARCH64_TRCIDR9 bit assignments




Table A-273: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR9

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0001	0b110

Accessibility

MRS <Xt>, TRCIDR9

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR9;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR9;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
```

X[t, 64] = TRCIDR9;

A.14.4 TRCIDR10, Trace ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR10 bits [31:0] are architecturally mapped to External register [B.5.4 TRCIDR10, Trace ID Register 10](#) on page 651 bits [31:0].

Attributes

Width

64


Functional group

Trace unit registers

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-108: AARCH64_TRCIDR10 bit assignments




Table A-275: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR10

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0010	0b110

Accessibility

MRS <Xt>, TRCIDR10

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR10;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR10;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR10;

```

A.14.5 TRCIDR11, Trace ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR11 bits [31:0] are architecturally mapped to External register [B.5.5 TRCIDR11, Trace ID Register 11](#) on page 653 bits [31:0].

Attributes

Width


64

Functional group

Trace unit registers

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-109: AARCH64_TRCIDR11 bit assignments




Table A-277: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR11

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0011	0b110

Accessibility

MRS <Xt>, TRCIDR11

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
```



```
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR11;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            X[t, 64] = TRCIDR11;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR11;
```

A.14.6 TRCIDR12, Trace ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR12 bits [31:0] are architecturally mapped to External register [B.5.6 TRCIDR12, Trace ID Register 12](#) on page 654 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-110: AARCH64_TRCIDR12 bit assignments




Table A-279: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR12

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0100	0b110

Accessibility

MRS <Xt>, TRCIDR12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR12;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR12;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
```

X[t, 64] = TRCIDR12;

A.14.7 TRCIDR13, Trace ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR13 bits [31:0] are architecturally mapped to External register [B.5.7 TRCIDR13, Trace ID Register 13](#) on page 655 bits [31:0].

Attributes

Width

64


Functional group

Trace unit registers

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-111: AARCH64_TRCIDR13 bit assignments




Table A-281: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR13

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0101	0b110

Accessibility

MRS <Xt>, TRCIDR13

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR13;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR13;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR13;

```

A.14.8 TRCAUXCTLR, Trace Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

AArch64 register TRCAUXCTLR bits [31:0] are architecturally mapped to External register [B.5.1 TRCAUXCTLR, Trace Auxiliary Control Register](#) on page 648 bits [31:0].

Attributes

Width


64

Functional group

Trace unit registers

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-112: AARCH64_TRCAUXCTLR bit assignments




Table A-283: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCAUXCTLR

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0110	0b000

MSR TRCAUXCTLR, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0110	0b000

Accessibility

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the **IMPLEMENTATION DEFINED** support for this register.

MRS <Xt>, TRCAUXCTLR

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
```

```

    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCAUXCTLR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCAUXCTLR;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCAUXCTLR;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCAUXCTLR;

```

MSR TRCAUXCTLR, <Xt>

```

    if PSTATE.EL == EL0 then
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPACR_EL1.TTA == '1' then
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.TRCAUXCTLR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TRCAUXCTLR = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TRCAUXCTLR = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);

```

```
else
    TRCAUXCTLR = X[t, 64];
```

A.14.9 TRCIDR0, Trace ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR0 bits [31:0] are architecturally mapped to External register [B.5.9 TRCIDR0, Trace ID Register 0](#) on page 657 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x010	1000	1xxx	xxx0	00xx	111x	1010	000x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-113: AARCH64_TRCIDR0 bit assignments




Table A-286: TRCIDR0 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	COMMTRANS	Transaction Start element behavior. 0b0 Transaction Start elements are P0 elements.	0b0
[29]	COMMOPT	Indicates the contents and encodings of Cycle count packets. 0b1 Commit mode 1. The Commit mode defines the contents and encodings of Cycle Count packets, in particular how Commit elements are indicated by these packets. See the descriptions of these packets for more details. Access to this field is: RAO/WI	0b1
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value. 0b01000 Global timestamping implemented with a 64-bit timestamp value.	0b01000
[23]	TSMARK	Indicates whether Timestamp Marker elements are generated. 0b1 Timestamp Marker elements are generated.	0b1
[22:17]	RES0	Reserved	RES0
[16:15]	QSUPP	Indicates that the trace unit implements Q element support. 0b00 Q element support is not implemented.	0b00
[14]	QFILT	Indicates if the trace unit implements Q element filtering. 0b0 Q element filtering is not implemented.	0b0
[13:12]	RES0	Reserved	RES0
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented. 0b11 The trace unit supports 4 ETEEvents.	0b11
[9]	RETSTACK	Indicates if the trace unit supports the return stack. 0b1 Return stack implemented.	0b1
[8]	RES0	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting. 0b1 Cycle counting implemented.	0b1
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b0 Conditional instruction tracing not implemented.	0b0

Bits	Name	Description	Reset
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting. 0b1 Branch broadcasting implemented.	0b1
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Tracing of data addresses and data values is not implemented.	0b00
[2:1]	INSTPO	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Load and store instructions are not PO instructions.	0b00
[0]	RES1	Reserved	RES1

Access

MRS <Xt>, TRCIDR0

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1000	0b111

Accessibility

MRS <Xt>, TRCIDR0

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR0;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR0;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else

```

X[t, 64] = TRCIDR0;

A.14.10 TRCIDR1, Trace ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR1 bits [31:0] are architecturally mapped to External register [B.5.10 TRCIDR1, Trace ID Register 1](#) on page 660 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0001	xxxx	xxxx	xxxx	1111	1111	0000	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-114: AARCH64_TRCIDR1 bit assignments




Table A-288: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as MIDR_EL1.Implementer. 0x41 Arm Limited	0x41
[23:16]	RES0	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version. 0b1111 If both TRCIDR1.TRARCHMAJ and TRCIDR1.TRARCHMIN == 0xF then refer to TRCDEVARCH.	0b1111
[7:4]	TRCARCHMIN	Minor architecture version. 0b1111 If both TRCIDR1.TRARCHMAJ and TRCIDR1.TRARCHMIN == 0xF then refer to TRCDEVARCH.	0b1111
[3:0]	REVISION	Implementation revision. Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace unit. Arm deprecates any use of this field and recommends that implementations set this field to zero. 0b0000 Revision 0	0b0000

Access

MRS <Xt>, TRCIDR1

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1001	0b111

Accessibility

MRS <Xt>, TRCIDR1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR1;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;

```

```
elseif CPTR_EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif CPTR_EL3.TTA == '1' then
    if EL3SDDUndef() then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR1;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR1;
```

A.14.11 TRCIDR2, Trace ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR2 bits [31:0] are architecturally mapped to External register [B.5.11 TRCIDR2, Trace ID Register 2](#) on page 662 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1100	000x	xxxx	xxxx	x001	0000	1000	1000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-115: AARCH64_TRCIDR2 bit assignments




Table A-290: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	WFXMODE	Indicates whether WFI, WFIT, WFE, and WFET instructions are classified as P0 instructions: 0b1 WFI, WFIT, WFE, and WFET instructions are classified as P0 instructions.	0b1
[30:29]	VMIDOPT	Indicates the options for Virtual context identifier selection. 0b10 Virtual context identifier selection not supported. TRCCONFIGR.VMIDOPT is RES1.	0b10
[28:25]	CCSIZE	Indicates the size of the cycle counter. 0b0000 The cycle counter is 12 bits in length.	0b0000
[24:15]	RES0	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size. 0b00100 32-bit Virtual context identifier size.	0b00100
[9:5]	CIDSIZE	Indicates the Context identifier size. 0b00100 32-bit Context identifier size.	0b00100
[4:0]	IASIZE	Virtual instruction address size. 0b01000 Maximum of 64-bit instruction address size.	0b01000

Access

MRS <Xt>, TRCIDR2

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1010	0b111

Accessibility

MRS <Xt>, TRCIDR2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```

elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR2;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR2;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR2;

```

A.14.12 TRCIDR3, Trace ID Register 3

Returns the base architecture of the trace unit.

Configurations

AArch64 register TRCIDR3 bits [31:0] are architecturally mapped to External register [B.5.12 TRCIDR3, Trace ID Register 3](#) on page 663 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO


Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	1101	x111	1111	xx00	0000	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-116: AARCH64_TRCIDR3 bit assignments**Table A-292: TRCIDR3 bit descriptions**

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented. 0b0 Overflow prevention is not implemented.	0b0
[27]	SYSSTALL	Indicates if stalling of the PE is permitted. 0b1 Stalling of the PE is permitted.	0b1
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE. 0b1 Stalling of the PE is implemented.	0b1
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period. 0b0 TRCSYNCPR is read/write so software can change the synchronization period.	0b0
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented. 0b1 Forced tracing of System Error exceptions is implemented.	0b1
[23]	RES0	Reserved	RES0
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 is implemented. 0b1 Non-secure EL2 is implemented.	0b1

Bits	Name	Description	Reset
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 is implemented. 0b1 Non-secure EL1 is implemented.	0b1
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure EL0 is implemented. 0b1 Non-secure EL0 is implemented.	0b1
[19]	EXLEVEL_S_EL3	Indicates if EL3 is implemented. 0b1 EL3 is implemented.	0b1
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 is implemented. 0b1 Secure EL2 is implemented.	0b1
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 is implemented. 0b1 Secure EL1 is implemented.	0b1
[16]	EXLEVEL_S_ELO	Indicates if Secure EL0 is implemented. 0b1 Secure EL0 is implemented.	0b1
[15:14]	RES0	Reserved	RES0
[13:12, 30:28]	NUMPROC	Indicates the number of PEs available for tracing. 0b00000 The trace unit can trace one PE.	0b00000
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in TRCCCCTLR.THRESHOLD. 0x004 The minimum value that can be programmed in TRCCCCTLR.THRESHOLD.	0x004

Access

MRS <Xt>, TRCIDR3

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1011	0b111

Accessibility

MRS <Xt>, TRCIDR3

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);

```



```
        elif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR3;
    elif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR3;
    elif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR3;
```

A.14.13 TRCIDR4, Trace ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR4 bits [31:0] are architecturally mapped to External register [B.5.13 TRCIDR4, Trace ID Register 4](#) on page 666 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0001	0001	0111	0000	xxx0	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-117: AARCH64_TRCIDR4 bit assignments




Table A-294: TRCIDR4 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing. 0b0001 The implementation has one Virtual Context Identifier Comparator.	0b0001
[27:24]	NUMCIDC	Indicates the number of Context Identifier Comparators that are available for tracing. 0b0001 The implementation has one Context Identifier Comparator.	0b0001
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing. 0b0001 The implementation has one Single-shot Comparator Control.	0b0001
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing. 0b0111 The implementation has eight resource selector pairs.	0b0111
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing. 0b0000 The implementation has zero PE Comparator Inputs.	0b0000
[11:9]	RES0	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0 Data address comparisons not implemented.	0b0
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0000 The implementation has zero data value comparators.	0b0000
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing. 0b0100 The implementation has four Address Comparator pairs.	0b0100

Access

MRS <Xt>, TRCIDR4

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1100	0b111

Accessibility

MRS <Xt>, TRCIDR4

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR4;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR4;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR4;
```

A.14.14 TRCIDR5, Trace ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR5 bits [31:0] are architecturally mapped to External register [B.5.14 TRCIDR5, Trace ID Register 5](#) on page 668 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x010	100x	1100	0111	xxxx	1001	1111	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-118: AARCH64_TRCIDR5 bit assignments




Table A-296: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing. 0b010 The implementation has two Counters.	0b010
[27:25]	NUMSEQSTATE	Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented. 0b100 Four Sequencer states are implemented.	0b100
[24]	RES0	Reserved	RES0
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode. 0b1 The trace unit supports Low-power Override Mode.	0b1
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers. 0b1 The implementation supports ATB triggers.	0b1

Bits	Name	Description	Reset
[21:16]	TRACEIDSIZE	Indicates the trace ID width. 0b000111 The implementation supports a 7-bit trace ID.	0b000111
[15:12]	RES0	Reserved	RES0
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented. 0b100 The implementation has four External Input Selector resources.	0b100
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented. 0b11111111 Unified PMU event selection.	0b11111111

Access

MRS <Xt>, TRCIDR5

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1101	0b111

Accessibility

MRS <Xt>, TRCIDR5

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR5;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR5;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR5;

```

A.14.15 TRCIDR6, Trace ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR6 bits [31:0] are architecturally mapped to External register [B.5.15 TRCIDR6, Trace ID Register 6](#) on page 670 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-119: AARCH64_TRCIDR6 bit assignments




Table A-298: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RES0
[2]	EXLEVEL_RL_EL2	Indicates if Realm EL2 is implemented. 0b0 Realm EL2 is not implemented.	0b0

Bits	Name	Description	Reset
[1]	EXLEVEL_RL_EL1	Indicates if Realm EL1 is implemented. 0b0 Realm EL1 is not implemented.	0b0
[0]	EXLEVEL_RL_ELO	Indicates if Realm ELO is implemented. 0b0 Realm ELO is not implemented.	0b0

Access

MRS <Xt>, TRCIDR6

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1110	0b111

Accessibility

MRS <Xt>, TRCIDR6

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR6;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR6;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR6;
```

A.14.16 TRCIDR7, Trace ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR7 bits [31:0] are architecturally mapped to External register [B.5.16 TRCIDR7, Trace ID Register 7](#) on page 671 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-120: AARCH64_TRCIDR7 bit assignments




Table A-300: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR7

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1111	0b111

Accessibility

MRS <Xt>, TRCIDR7

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR7;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR7;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR7;

```

A.14.17 TRCDEVID, Trace Device Configuration Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCDEVID bits [31:0] are architecturally mapped to External register [B.5.27 TRCDEVID, Trace Device Configuration Register](#) on page 686 bits [31:0].

Attributes

Width


64

Functional group

Trace unit registers

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-121: AARCH64_TRCDEVID bit assignments




Table A-302: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCDEVID

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b0010	0b111

Accessibility

MRS <Xt>, TRCDEVID

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
```

```
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCDEVID;
    elsif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCDEVID;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCDEVID;
```

A.14.18 TRCCLAIMSET, Trace Claim Tag Set Register

In conjunction with TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

The number of claim tag bits implemented is **IMPLEMENTATION DEFINED**. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as 0b1111.

AArch64 register TRCCLAIMSET bits [31:0] are architecturally mapped to External register [B.5.22 TRCCLAIMSET, Trace Claim Tag Set Register](#) on page 679 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-122: AARCH64_TRCCLAIMSET bit assignments




Table A-304: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3:0]	SET[<m>], bit[m], where m = 3 to 0	<div>Claim Tag Set. Indicates whether Claim Tag bit <m> is implemented, and is used to set Claim Tag bit <m> to 1.</div> <div>0b0 On a read: Claim Tag bit <m> is not implemented. On a write: Ignored.</div> <div>0b1 On a read: Claim Tag bit <m> is implemented. On a write: Set Claim Tag bit <m> to 1.</div>	0b1111

Access

MRS <Xt>, TRCCLAIMSET

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

MSR TRCCLAIMSET, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

Accessibility

MRS <Xt>, TRCCLAIMSET

```
if PSTATE.EL == EL0 then
```

```

    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCLAIMSET;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCLAIMSET;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCLAIMSET;

```

MSR TRCLAIMSET, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.TRCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCLAIMSET = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TRCLAIMSET = X[t, 64];
    elseif PSTATE.EL == EL3 then

```

```
if CPTR_EL3.TTA == '1' then
    AArch64.SystemAccessTrap(EL3, 0x18);
else
    TRCCLAIMSET = X[t, 64];
```

A.14.19 TRCCLAIMCLR, Trace Claim Tag Clear Register

In conjunction with TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCCLAIMCLR bits [31:0] are architecturally mapped to External register [B.5.23 TRCCLAIMCLR, Trace Claim Tag Clear Register](#) on page 680 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-123: AARCH64_TRCCLAIMCLR bit assignments




Table A-307: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3:0]	CLR[<m>], bit[m], where m = 3 to 0	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit <m>, and is used to clear Claim Tag bit <m> to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit <m> is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit <m> is set.</p> <p>On a write: Clear Claim tag bit <m> to 0.</p>	0b0000

Access

MRS <Xt>, TRCCLAIMCLR

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

MSR TRCCLAIMCLR, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

Accessibility

MRS <Xt>, TRCCLAIMCLR

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCCLAIMCLR;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then

```

```

        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCCLAIMCLR;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCCLAIMCLR;

```

MSR TRCCLAIMCLR, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDBGWTR_EL2.TRCCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMCLR = X[t, 64];
elseif PSTATE.EL == EL2 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMCLR = X[t, 64];
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCLAIMCLR = X[t, 64];

```

A.14.20 TRCDEVARCH, Trace Device Architecture Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCDEVARCH bits [31:0] are architecturally mapped to External register [B.5.24 TRCDEVARCH, Trace Device Architecture Register](#) on page 682 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0111	0111	0001	0101	1010	0001	0011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-124: AARCH64_TRCDEVARCH bit assignments




Table A-310: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:21]	ARCHITECT	Defines the architect of the component. For Trace, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the TRCDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Revision. Defines the architecture revision of the component. 0b0001 ETEv1.1, FEAT_ETEv1p1.	0b0001

Bits	Name	Description	Reset
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0101 ETEv1.	0b0101
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA13 Arm PE trace architecture.	0xA13

Access

MRS <Xt>, TRCDEVARCH

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1111	0b110

Accessibility

MRS <Xt>, TRCDEVARCH

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCDEVARCH;
    elseif PSTATE.EL == EL2 then
        if EL3SDDUndefPriority() && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if EL3SDDUndef() then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCDEVARCH;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCDEVARCH;
```

Appendix B External registers

This appendix contains the descriptions for the Cortex®-A320 external registers.

This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

B.1 External AMU registers summary

The following summary table provides an overview of all memory-mapped AMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-1: AMU registers summary

Offset	Name	Reset	Width	Description
0x0	AMEVCNTR00 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x8	AMEVCNTR01 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x10	AMEVCNTR02 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x18	AMEVCNTR03 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 0
0x100	AMEVCNTR10 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x108	AMEVCNTR11 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x110	AMEVCNTR12 [63:0]	0x0000000000000000	64-bit	Activity Monitors Event Counter Registers 1
0x400	AMEVTYPER00	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x404	AMEVTYPER01	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x488	AMEVTYPER12	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0xC00	AMCNTENSET0	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 0
0xC04	AMCNTENSET1	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 1
0xC20	AMCNTENCLR0	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 0
0xC24	AMCNTENCLR1	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 1
0xCE0	AMCGCR	See individual bit resets.	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	See individual bit resets.	32-bit	Activity Monitors Configuration Register

Offset	Name	Reset	Width	Description
0xE04	AMCR	See individual bit resets.	32-bit	Activity Monitors Control Register
0xE08	AMIIDR	0xD8F0143B	32-bit	Activity Monitors Implementation Identification Register
0xFA8	AMDEVAFF0	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 0
0xFAC	AMDEVAFF1	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 1
0xFBC	AMDEVARCH	0x47700A66	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	See individual bit resets.	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDR0	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 2
0xFEC	AMPIDR3	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 3

B.1.1 AMEVTYPER00, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR00 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x400

Access type

RO

Reset value

```

xxxx xxxx xxxx xxxx 0000 0000 0001 0001
|   |   |   |   |   |   |   |
31  27  23  19  15  11  7   3   0

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-1: AMU_AMEVTYPER00 bit assignments




Table B-2: AMEVTYPER00 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR00. The value of this field is architecturally mandated for each architected counter. 0x0011 Processor frequency cycles	0x0011

Accessibility

If 0 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER00 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x400	AMEVTYPER00	None

This interface is accessible as follows:

RO

B.1.2 AMEVTYPER01, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR01 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0x404

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-2: AMU_AMEVTYPER01 bit assignments




Table B-4: AMEVTYPER01 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR01. The value of this field is architecturally mandated for each architected counter. 0x4004 Constant frequency cycles	0x4004

Accessibility

If 1 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER01 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x404	AMEVTYPER01	None

This interface is accessible as follows:

RO

B.1.3 AMEVTYPER02, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR02 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x408

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	0000	0000	0000	1000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-3: AMU_AMEVTYPER02 bit assignments




Table B-6: AMEVTYPER02 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR02. The value of this field is architecturally mandated for each architected counter. 0x0008 Instructions retired	0x0008

Accessibility

If 2 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER02 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x408	AMEVTYPER02	None

This interface is accessible as follows:

RO

B.1.4 AMEVTYPER03, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR03 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x40C

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-4: AMU_AMEVTYPER03 bit assignments




Table B-8: AMEVTYPER03 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR03. The value of this field is architecturally mandated for each architected counter. 0x4005 Memory stall cycles	0x4005

Accessibility

If 3 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER03 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x40C	AMEVTYPER03	None

This interface is accessible as follows:

RO

B.1.5 AMEVTYPER10, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR10 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x480

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-5: AMU_AMEVTYPER10 bit assignments




Table B-10: AMEVTYPER10 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR10. 0x0300 MPMM gear 0 period threshold exceeded	16{x}

Accessibility

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER10 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x480	AMEVTYPER10	None

This interface is accessible as follows:

RO

B.1.6 AMEVTYPER11, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR11 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0x484

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-6: AMU_AMEVTYPER11 bit assignments




Table B-12: AMEVTYPER11 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR11. 0x0301 MPMM gear 1 period threshold exceeded	16 {x}

Accessibility

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER11 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x484	AMEVTYPER11	None

This interface is accessible as follows:

RO

B.1.7 AMEVTYPER12, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR12 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0x488

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-7: AMU_AMEVTYPER12 bit assignments





Table B-14: AMEVTYPER12 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR12. 0x0302 MPMM gear 2 period threshold exceeded	16 {x}

Accessibility

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER12 are **RAZ**. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x488	AMEVTYPER12	None

This interface is accessible as follows:

RO

B.1.8 AMCGCR, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

External register AMCGCR bits [31:0] are architecturally mapped to AArch64 System register [A.1.2 AMCGCR_ELO, Activity Monitors Counter Group Configuration Register](#) on page 166 bits [31:0].

Attributes

Width

32

Component

AMU

Register offset

0xCE0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0100
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-8: AMU_AMCGCR bit assignments




Table B-16: AMCGCR bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. In an implementation that includes FEAT_AMUV1, the permitted range of values is 0 to 16. 0x03 Three counters in the auxiliary counter group	0x03
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group. 0x04	0x04

Accessibility

Component	Offset	Instance	Range
AMU	0xCE0	AMCGCR	None

This interface is accessible as follows:

RO

B.1.9 AMCFGR, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR is applicable to both the architected and the auxiliary counter groups.

Configurations

External register AMCFGR bits [31:0] are architecturally mapped to AArch64 System register [A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register](#) on page 164 bits [31:0].

Attributes

Width

32

Component

AMU

Register offset

0xE00

Access type

RO

Reset value

0001	xxx1	0000	0000	0011	1111	0000	0110
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-9: AMU_AMCFGR bit assignments




Table B-18: AMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	Defines the number of counter groups. 0b0001 Two counter groups are implemented	0b0001
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported. This feature must be supported, and so this bit is 0b1. 0b1 AMU.AMCR.HDBG is read/write.	0b1
[23:14]	RAZ	Reserved	RAZ
[13:8]	SIZE	Defines the size of the activity monitor event counters, minus one. The counters are 64-bit, so the value of this field is 0b111111. This field is used by software to determine the spacing of the counters in the memory-map. The counters are at doubleword-aligned addresses. 0b111111	0b111111
[7:0]	N	Defines the number of activity monitor event counters implemented in all groups, minus one. 0x06 Seven activity monitor event counters	0x06

Accessibility

Component	Offset	Instance	Range
AMU	0xE00	AMCFGR	None

This interface is accessible as follows:

RO

B.1.10 AMIIDR, Activity Monitors Implementation Identification Register

Defines the implementer and revisions of the AMU.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xE08

Access type

RO

Reset value



Bit descriptions

Figure B-10: AMU_AMIIDR bit assignments




Table B-20: AMIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	This field is an AMU part identifier. 0xD8F Cortex-A320	0xD8F
[19:16]	Variant	This field distinguishes product variants or major revisions of the product. 0b0000 rOp1	0b0000
[15:12]	Revision	This field distinguishes minor revisions of the product. 0b0001 rOp1	0b0001
[11:0]	Implementer	Contains the JEP106 code of the company that implemented the AMU. For an Arm implementation, this field reads as 0x43B. 0x43B Arm Limited	0x43B

Accessibility

Component	Offset	Instance	Range
AMU	0xE08	AMIIDR	None

This interface is accessible as follows:

RO

B.1.11 AMDEVARCH, Activity Monitors Device Architecture Register

Identifies the programmers' model architecture of the AMU component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xFBC

Access type

RO

Reset value



Bit descriptions

Figure B-11: AMU_AMDEVARCH bit assignments




Table B-22: AMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For Activity Monitors, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the AMDEVARCH register is present. 0b1	0b1

Bits	Name	Description	Reset
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. 0b0000 Architecture revision is AMUv1. All other values are reserved.	0b0000
[15:0]	ARCHID	Defines this part to be an AMU component. For architectures defined by Arm this is further subdivided. For AMU: <ul style="list-style-type: none">Bits [15:12] are the architecture version, also identified as AMDEVARCH.ARCHVER.Bits [11:0] are the architecture part number, also identified as AMDEVARCH.ARCHPART. AMDEVARCH.ARCHVER = 0x0, which corresponds to AMU architecture version AMUv1. If FEAT_AMU_EXT32 is implemented, AMDEVARCH is 0xA66. 0xA66 AMUv1, with FEAT_AMU_EXT32 implemented.	0xA66

Accessibility

Component	Offset	Instance	Range
AMU	0xFBC	AMDEVARCH	None

This interface is accessible as follows:

RO

B.1.12 AMDEVTYPE, Activity Monitors Device Type Register

Indicates to a debugger that this component is part of a PE's performance monitor interface.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xFCC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-12: AMU_AMDEVTTYPE bit assignments



Table B-24: AMDEVTTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. 0b0001 Component within a PE.	0b0001
[3:0]	MAJOR	Major type. 0b0110 Performance monitor component	0b0110

Accessibility

Component	Offset	Instance	Range
AMU	0xFCC	AMDEVTTYPE	None

This interface is accessible as follows:

RO

B.1.13 AMPIDR4, Activity Monitors Peripheral Identification Register 4

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFD0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-13: AMU_AMPIDR4 bit assignments




Table B-26: AMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer. JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
AMU	0xFD0	AMPIDR4	None

This interface is accessible as follows:

RO

B.1.14 AMPIDR0, Activity Monitors Peripheral Identification Register 0

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1000	1111
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-14: AMU_AMPIDR0 bit assignments




Table B-28: AMPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0x8F Cortex-A320	0x8F

Accessibility

Component	Offset	Instance	Range
AMU	0xFE0	AMPIDR0	None

This interface is accessible as follows:

RO

B.1.15 AMPIDR1, Activity Monitors Peripheral Identification Register 1

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xFE4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-15: AMU_AMPIDR1 bit assignments



Table B-30: AMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 Cortex-A320	0b1101

Accessibility

Component	Offset	Instance	Range
AMU	0xFE4	AMPIDR1	None

This interface is accessible as follows:

RO

B.1.16 AMPIDR2, Activity Monitors Peripheral Identification Register 2

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE8

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-16: AMU_AMPIDR2 bit assignments




Table B-32: AMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0000 rOp1	0b0000
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
AMU	0xFE8	AMPIDR2	None

This interface is accessible as follows:

RO

B.1.17 AMPIDR3, Activity Monitors Peripheral Identification Register 3

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFEC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-17: AMU_AMPIDR3 bit assignments




Table B-34: AMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using AMU.AMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0001 rOp1	0b0001
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000 The component is not modified from the original design.	0b0000

Accessibility

Component	Offset	Instance	Range
AMU	0xFEC	AMPIDR3	None

This interface is accessible as follows:

RO

B.1.18 AMCIDR0, Activity Monitors Component Identification Register 0

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-18: AMU_AMCIDR0 bit assignments




Table B-36: AMCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0x0D	0x0D

Accessibility

Component	Offset	Instance	Range
AMU	0xFF0	AMCIDR0	None

This interface is accessible as follows:

RO

B.1.19 AMCIDR1, Activity Monitors Component Identification Register 1

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF4

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-19: AMU_AMCIDR1 bit assignments




Table B-38: AMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
AMU	0xFF4	AMCIDR1	None

This interface is accessible as follows:

RO

B.1.20 AMCIDR2, Activity Monitors Component Identification Register 2

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-20: AMU_AMCIDR2 bit assignments




Table B-40: AMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0x05	0x05

Accessibility

Component	Offset	Instance	Range
AMU	0xFF8	AMCIDR2	None

This interface is accessible as follows:

RO

B.1.21 AMCIDR3, Activity Monitors Component Identification Register 3

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0xFFC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-21: AMU_AMC IDR3 bit assignments



Table B-42: AMC IDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0xB1	0xB1

Accessibility

Component	Offset	Instance	Range
AMU	0xFFC	AMC IDR3	None

This interface is accessible as follows:

RO

B.2 External Complex RAS registers summary

The following summary table provides an overview of all memory-mapped Complex RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-44: Complex RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3
0x800	ERROPFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERROPFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERROPFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	0x47710A00	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.2.1 ERROFR, Error Record <n> Feature Register

Defines whether error record 0 is the first record owned by a node:

- If error record 0 is the first error record owned by a node, then ERROFR.ED is not 0b00.
- If error record 0 is not the first error record owned by a node, then ERROFR.ED is 0b00.

If error record 0 is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Complex RAS

Register offset

0x0

Access type

RO

Reset value

xxxx	xxxx	xxxx	1001	xxxx	xxxx	xxxx	xxxx	1xxx	xx00	00xx	0010	1010	1001	1010	xx10
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-22: COMPLEX_RAS_ERR0FR bit assignments




Table B-45: ERR0FR bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[54:53]	CE	<p>Corrected Error recording. Describes the types of Corrected errors the node can record, if any.</p> <p>0b00</p> <p>Does not record Corrected errors.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b10</p> <p>Records only non-specific Corrected errors. That is, Corrected errors recorded by setting ERROSTATUS.CE to 0b10.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b00, 0b10, respective to the value.
[52]	DE	<p>Deferred Error recording. Describes whether the node supports recording Deferred errors.</p> <p>0b0</p> <p>Does not record Deferred errors.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b1</p> <p>Records Deferred errors.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[51]	UEO	<p>Latent or Restartable Error recording. Describes whether the node supports recording Latent or Restartable errors.</p> <p>0b1</p> <p>Records Latent or Restartable errors.</p>	0b1
[50]	UER	<p>Signaled or Recoverable Error recording. Describes whether the node supports recording Signaled or Recoverable errors.</p> <p>0b0</p> <p>Does not record Signaled or Recoverable errors.</p>	0b0
[49]	UEU	<p>Unrecoverable Error recording. Describes whether the node supports recording Unrecoverable errors.</p> <p>0b0</p> <p>Does not record Unrecoverable errors.</p>	0b0
[48]	UC	<p>Uncontainable Error recording. Describes whether the node supports recording Uncontainable errors.</p> <p>0b1</p> <p>Records Uncontainable errors.</p>	0b1
[47:32]	RES0	Reserved	RES0
[31]	FRX	<p>Feature Register extension.</p> <p>Defines whether ERROFR[63:48] describe the error types supported by this node.</p> <p>0b1</p> <p>ERROFR[63:48] are defined by the architecture.</p>	0b1
[30:26]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, ERR<m>MISC3 is used as the timestamp register, and, if it is, the timebase used by the timestamp. 0b00 Does not support a timestamp register.	0b00
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented by the node. 0b00 Does not support the critical error interrupt. ERROCTL.CI is RES0 .	0b00
[21:20]	INJ	Fault Injection Extension. Indicates whether the Common Fault Injection Model Extension is implemented by the node. 0b00 Does not support the Common Fault Injection Model Extension. This value applies when the complex is configured without cache protection. 0b01 Supports the Common Fault Injection Model Extension. See ERROPFGF for more information. This value applies when the complex is configured with cache protection.	The reset values can be the following: 0b00, 0b01, respective to the value.
[19:18]	CEO	Corrected Error overwrite. Indicates the behavior of the node when a second or subsequent Corrected error is recorded and a first Corrected error has previously been recorded by an error record <m> owned by the node. 0b00 Keeps the previous error syndrome.	0b00
[17:16]	DUI	Error recovery interrupt for deferred errors control. Indicates whether the enabling and disabling of error recovery interrupts on deferred errors is supported by the node. 0b10 Enabling and disabling of error recovery interrupts on deferred errors is supported and controllable using ERROCTL.DUI.	0b10
[15]	RP	Repeat counter. Indicates whether the node implements a second Corrected error counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. 0b1 Implements a first (repeat) counter and a second (other) counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. The repeat counter is the same size as the primary error counter.	0b1
[14:12]	CEC	Corrected Error Counter. Indicates whether the node implements the standard format Corrected error counter mechanisms in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. 0b010 Implements an 8-bit Corrected error counter in ERR<m>MISCO[39:32] for each error record <m> owned by the node that can record countable errors.	0b010

Bits	Name	Description	Reset
[11:10]	CFI	Fault handling interrupt for corrected errors control. Indicates whether the enabling and disabling of fault handling interrupts on corrected errors is supported by the node. 0b10 Enabling and disabling of fault handling interrupts on corrected errors is supported and controllable using ERROCTLR.CFI.	0b10
[9:8]	UE	In-band error response (External abort). Indicates whether the in-band error response and associated controls are implemented by the node. 0b01 In-band error response is supported and always enabled. ERROCTLR.UE is RES0 .	0b01
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented by the node. 0b10 Fault handling interrupt is supported and controllable using ERROCTLR.FI.	0b10
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented by the node. 0b10 Error handling interrupt is supported and controllable using ERROCTLR.UI.	0b10
[3:2]	RES0	Reserved	RES0
[1:0]	ED	Error reporting and logging. Indicates error record 0 is a normal record and the first record owned the node, and whether the node implements the controls for enabling and disabling error reporting and logging. 0b10 Error reporting and logging is controllable using ERROCTLR.ED.	0b10

Accessibility

Component	Offset	Instance	Range
Complex RAS	0x0	ERROFR	None

This interface is accessible as follows:

RO

B.2.2 ERROCTLR, Error Record <n> Control Register

The error control register contains enable bits for the node that writes to this record:

- Enabling error detection and correction.
- Enabling the critical error, error recovery, and fault handling interrupts.
- Enabling in-band error response for uncorrected errors.

For each bit, if the node does not support the feature, then the bit is **RES0**. The definition of each record is **IMPLEMENTATION DEFINED**.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS


Register offset

0x8

Access type

RW

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-23: COMPLEX_RAS_ERR0CTLR bit assignments




Table B-47: ERR0CTLR bit descriptions

Bits	Name	Description	Reset
[63:11]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[10]	DUI	<p>Error recovery interrupt for Deferred errors enable.</p> <p>When ERROFR.DUI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Deferred error.</p> <p>0b0</p> <p>Error recovery interrupt not generated for Deferred errors.</p> <p>0b1</p> <p>Error recovery interrupt generated for Deferred errors.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[9]	RES0	Reserved	RES0
[8]	CFI	<p>Fault handling interrupt for corrected error events enable.</p> <p>When ERROFR.CFI == 0b10, this control applies to errors on both reads and writes.</p> <p>When enabled, the fault handling interrupt is generated for all corrected error events.</p> <p>0b0</p> <p>Fault handling interrupt not generated for corrected error events.</p> <p>0b1</p> <p>Fault handling interrupt generated for corrected error events.</p> <p>If the node implements a corrected error counter or counters, then a corrected error event is defined as follows:</p> <ul style="list-style-type: none"> • A corrected error event occurs when a counter overflows and sets a counter overflow flag to 1. • It is UNPREDICTABLE whether a corrected error event occurs when a software write sets a counter overflow flag to 1. • It is UNPREDICTABLE whether a corrected error event occurs when a counter overflows and the overflow flag was previously set to 1. <p>Otherwise, a corrected error event occurs when the error record records an error as a Corrected error.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[7:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3]	FI	<p>Fault handling interrupt enable.</p> <p>When ERROFR.FI == 0b10, this control applies to errors on both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> The fault handling interrupt is generated for all errors recorded as either Deferred error or Uncorrected error. If the fault handling interrupt control for corrected error events, ERROCTLR.CFI, is not implemented, then the fault handling interrupt is generated for all corrected error events. <p>0b0</p> <p>Fault handling interrupt disabled.</p> <p>0b1</p> <p>Fault handling interrupt enabled.</p> <p>See ERROCTLR.CFI for more information on corrected error events.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[2]	UI	<p>Uncorrected error recovery interrupt enable.</p> <p>When ERROFR.UI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Uncorrected error.</p> <p>0b0</p> <p>Error recovery interrupt disabled.</p> <p>0b1</p> <p>Error recovery interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	ED	<p>Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node. Arm recommends that, when disabled, correct error detection and correction codes are written for writes, unless disabled by an IMPLEMENTATION DEFINED control for error injection.</p> <p>0b0 Error reporting disabled.</p> <p>0b1 Error reporting enabled.</p> <p>It is IMPLEMENTATION DEFINED whether the node fully disables error detection and correction when reporting is disabled. That is, even with error reporting disabled, the node might continue to silently correct errors. Uncorrected errors might result in corrupt data being silently propagated by the node.</p> <p>Note: If this node requires initialization after Cold reset to prevent signaling false errors, then Arm recommends this field is set to 0 on Cold reset, meaning errors are not reported from Cold reset. This allows boot software to initialize a node without signaling errors. Software can enable error reporting after the node is initialized. Otherwise, the Cold reset value is IMPLEMENTATION DEFINED. If the Cold reset value is 1, the reset values of other controls in this register are also IMPLEMENTATION DEFINED and should not be UNKNOWN.</p>	x

Accessibility

Component	Offset	Instance	Range
Complex RAS	0x8	ERROCTL	None

This interface is accessible as follows:

RW

B.2.3 ERROSTATUS, Error Record <n> Primary Status Register

Contains status information for error record 0, including:

- Whether any error has been detected (valid).
- Whether any detected error was not corrected, and returned to a Requester.
- Whether any detected error was not corrected and deferred.
- Whether an error record has been discarded because additional errors have been detected before the first error was handled by software (overflow).
- Whether any error has been reported.
- Whether the other error record registers contain valid information.
- Whether the error was reported because poison data was detected or because a corrupt value was detected by an error detection code.
- A primary error code.
- An **IMPLEMENTATION DEFINED** extended error code.

- Within this register:
- ERROSTATUS.{AV, V, MV} are valid bits that define whether error record 0 registers are valid.
 - ERROSTATUS.{UE, OF, CE, DE, UET} encode the types of error or errors recorded.
 - ERROSTATUS.{CI, ER, PN, IERR, SERR} are syndrome fields.

Configurations

ERROFR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS

Register offset

0x10

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx	x0xx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-24: COMPLEX_RAS_ERR0STATUS bit assignments




Table B-49: ERROSTATUS bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[30]	V	<p>Status Register Valid.</p> <p>0b0</p> <p>ERRSTATUS not valid.</p> <p>0b1</p> <p>ERRSTATUS valid. At least one error has been recorded.</p> <p>Access to this field is: W1C</p>	0b0
[29]	UE	<p>Uncorrected Error.</p> <p>0b0</p> <p>No errors have been detected, or all detected errors have been either corrected or deferred.</p> <p>0b1</p> <p>At least one detected error was not corrected and not deferred.</p> <p>When clearing ERRSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Complex_RAS.ERRSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[28]	ER	<p>Error Reported.</p> <p>0b0</p> <p>No in-band error response (External abort) signaled to the Requester making the access or other transaction.</p> <p>0b1</p> <p>An in-band error response was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:</p> <ul style="list-style-type: none"> The ERRCTLR[FirstRecordOfNode(n)].UE field, or applicable one of the ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE} fields, is implemented and was 1 when an error was detected and not corrected. The ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE, UE} fields are not implemented and the component always reports errors. <p>Note:</p> <p>An in-band error response signaled by the component might be masked and not generate any exception.</p> <p>It is IMPLEMENTATION DEFINED whether an uncorrected error that is deferred and recorded as a Deferred error, but is not deferred to the Requester, can signal an in-band error response to the Requester, causing this field to be set to 1.</p> <p>When Complex_RAS.ERRSTATUS.V == 0 or Complex_RAS.ERRSTATUS.[DE,UE] == 0b00</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[27]	OF	<p>Overflow.</p> <p>Indicates that multiple errors have been detected. This field is set to 1 when one of the following occurs:</p> <ul style="list-style-type: none"> A Corrected error counter is implemented, an error is counted, and the counter overflows. ERROSTATUS.V was previously 1, a Corrected error counter is not implemented, and a Corrected error is recorded. ERROSTATUS.V was previously 1, and a type of error other than a Corrected error is recorded. <p>Otherwise, this field is unchanged when an error is recorded.</p> <p>If a Corrected error counter is implemented, then:</p> <ul style="list-style-type: none"> A direct write that modifies the counter overflow flag indirectly might set this field to an UNKNOWN value. A direct write to this field that clears this field to zero might indirectly set the counter overflow flag to an UNKNOWN value. <p>0b0</p> <p>Since this field was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.</p> <p>0b1</p> <p>Since this field was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Complex_RAS.ERROSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/W1</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[26]	MV	<p>Miscellaneous Registers Valid.</p> <p>0b0</p> <p>ERRORMISC<m> not valid.</p> <p>0b1</p> <p>The contents of the ERRORMISC<m> registers contain additional information for an error recorded by this record.</p> <p>Note:</p> <p>If the ERRORMISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</p> <p>Access to this field is: W1C</p>	0b0

Bits	Name	Description	Reset
[25:24]	CE	<p>Corrected Error.</p> <p>0b00 No errors were corrected.</p> <p>0b10 At least one error was corrected.</p> <p>When Complex_RAS.ERROSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[23]	DE	<p>Deferred Error.</p> <p>0b0 No errors were deferred.</p> <p>0b1 At least one error was not corrected and deferred.</p> <p>Support for deferring errors is IMPLEMENTATION DEFINED.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Complex_RAS.ERROSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[22]	PN	<p>Poison.</p> <p>0b0 Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.</p> <p>0b1 Uncorrected error or Deferred error recorded because a poison value was detected.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Complex_RAS.ERROSTATUS.V == 0 or Complex_RAS.ERROSTATUS.[DE,UE] == 0b00 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[21:20]	UET	<p>Uncorrected Error Type. Describes the state of the component after detecting or consuming an Uncorrected error.</p> <p>0b00 Uncorrected error, Uncontainable error (UC).</p> <p>0b10 Uncorrected error, Latent or Restartable error (UEO).</p> <p>UER can mean either Signaled or Recoverable error, and UEO can mean either Latent or Restartable error.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When Complex_RAS.ERROSTATUS.V == 0 or Complex_RAS.ERROSTATUS.UE == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[19]	CI	<p>Critical Error. Indicates whether a critical error condition has been recorded.</p> <p>0b0 No critical error condition.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Complex_RAS.ERROSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[18:16]	RES0	Reserved	RES0
[15:8]	IERR	<p>IMPLEMENTATION DEFINED error code. This code should be interpreted with the value in SERR, as described in the following table:</p> <p>Table B-50: SERR description on page 520</p> <p>When the complex is configured without cache protection and Complex_RAS.ERROSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>When Complex_RAS.ERROSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: RW</p>	8 {x}

Bits	Name	Description	Reset
[7:0]	SERR	<p>Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.</p> <p>0x12 Error response from Completer of access. For example, error response from cache write-back.</p> <p>0x15 Deferred error from Completer not supported at Requester. For example, poisoned data received from the Completer of an access by a Requester that cannot defer the error further.</p> <p>0x06 Data value from associative memory. For example, ECC error on cache data.</p> <p>This value applies when the complex is configured with cache protection.</p> <p>0x07 Address/control value from associative memory. For example, ECC error on cache tag.</p> <p>This value applies when the complex is configured with cache protection.</p> <p>0x08 Data value from a TLB. For example, ECC error on TLB data.</p> <p>This value applies when the complex is configured with cache protection.</p> <p>All other values are reserved.</p> <p>The implemented set of valid values that this field can take is IMPLEMENTATION DEFINED. If any value not in this set is written to this register, then the value read back from this field is UNKNOWN.</p> <p>Note: This means that one or more bits of this field might be implemented as fixed read-as-zero or read-as-one values.</p> <p>When the complex is configured without cache protection and Complex_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>When Complex_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: RW</p>	8 {x}

Table B-50: SERR description

SERR	IERR	Meaning
0x06	0x00	Error in L2 cache data RAMs. The set and way of the line in the cache is reported in ERR0MISC0.
0x06	0x01	Error in L2 data buffer RAMs.
0x07	0x00	Error in L2 cache tag RAMs. The set and way of the line in the cache is reported in ERR0MISC0.
0x07	0x01	Error in duplicate L1 D-cache tag RAMs. The set and way of the line in the cache is reported in ERR0MISC0.
0x08	0x00	Error in L2 TLB RAMs. The set and way of the line in the TLB is reported in ERR0MISC0.
0x12	0x00	Non-data error response on write transaction writing dirty data due to L2 cache write-back, or non-data error response on read transaction allocating in to L2 cache.

SERR	IERR	Meaning
0x15	0x00	Data error response on write transaction writing dirty data due to L2 cache write-back, or poisoned data received on a linefill into the L2 cache when the core is configured without cache protection and the error cannot be reported synchronously, or data error response on read transaction allocating in to L2 cache.

Accessibility

ERROSTATUS.{AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} are write-one-to-clear (W1C) fields, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. ERROSTATUS.{IERR, SERR} are read/write (RW) fields, although the set of implemented valid values is **IMPLEMENTATION DEFINED**. See also ERROPFGF.SYN.

After reading ERROSTATUS, software must clear the valid fields in the register to allow new errors to be recorded. However, between reading the register and clearing the valid fields, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to ERROSTATUS.{UE, DE, CE} are ignored if ERROSTATUS.OF is 1 and is not being cleared to 0.
- Writes to ERROSTATUS.V are ignored if any of ERROSTATUS.{UE, DE, CE} are nonzero and are not being cleared to zero.
- Writes to ERROSTATUS.{AV, MV} and the ERROSTATUS.{ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority nonzero error status field is not being cleared to zero. The error status fields in priority order from highest to lowest, are ERROSTATUS.UE, ERROSTATUS.DE, and ERROSTATUS.CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of ERROSTATUS.{V, UE, OF, CE, DE} are nonzero before the write.
- The write does not clear the nonzero ERROSTATUS.{V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERROSTATUS are also defined as **UNKNOWN** where certain combinations of ERROSTATUS.{V, DE, UE} are zero. The rules for writes to ERROSTATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERROSTATUS when ERROSTATUS.V is 1 results in either ERROSTATUS.V field being cleared to zero, or ERROSTATUS.V not changing. Since all fields in ERROSTATUS, other than ERROSTATUS.{AV, V, MV}, usually read as **UNKNOWN** values when ERROSTATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software performs the following sequence of operations in order:

1. Read ERROSTATUS and determine which fields need to be cleared to zero.
2. In a single write to ERROSTATUS:

- Write ones to all the W1C fields that are nonzero in the read value.
 - Write zero to all the W1C fields that are zero in the read value.
 - Write zero to all the RW fields.
3. Read back ERR0STATUS after the write to confirm no new fault has been recorded.

Otherwise, these fields might not have the correct value when a new fault is recorded.

Component	Offset	Instance	Range
Complex RAS	0x10	ERR0STATUS	None

This interface is accessible as follows:

When Complex_RAS.ERR0STATUS.V != 0 and ERR0STATUS.V is not being cleared to 0b0 in the same write

RO

When Complex_RAS.ERR0STATUS.UE != 0 and ERR0STATUS.UE is not being cleared to 0b0 in the same write

RO

When Complex_RAS.ERR0STATUS.OF != 0 and ERR0STATUS.OF is not being cleared to 0b0 in the same write

RO

When Complex_RAS.ERR0STATUS.CE != 0b00 and ERR0STATUS.CE is not being cleared to 0b00 in the same write

RO

When Complex_RAS.ERR0STATUS.DE != 0 and ERR0STATUS.DE is not being cleared to 0b0 in the same write

RO

Otherwise

RW

B.2.4 ERR0MISC0, Error Record <n> Miscellaneous Register 0

Contains information recording the cache line or TLB entry of a detected RAM error. Also contains the architecturally-defined Corrected error counters.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS


Register offset

0x20

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-25: COMPLEX_RAS_ERR0MISC0 bit assignments




Table B-52: ERR0MISC0 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47]	OFO	Sticky overflow bit, other. Set to 1 when ERR0MISC0.CECO is incremented and wraps through zero. 0b0 Other counter has not overflowed. 0b1 Other counter has overflowed. A direct write that modifies this field might indirectly set ERR0STATUS.OF to an UNKNOWN value and a direct write to ERR0STATUS.OF that clears it to zero might indirectly set this field to an UNKNOWN value.	x
[46:40]	CECO	Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERR0MISC0.CECR.	7 {x}

Bits	Name	Description	Reset
[39]	OFR	<p>Sticky overflow bit, repeat. Set to 1 when ERRORMISC0.CECR is incremented and wraps through zero.</p> <p>0b0 Repeat counter has not overflowed.</p> <p>0b1 Repeat counter has overflowed.</p> <p>A direct write that modifies this field might indirectly set ERR0STATUS.OF to an UNKNOWN value and a direct write to ERR0STATUS.OF that clears it to zero might indirectly set this field to an UNKNOWN value.</p>	x
[38:32]	CECR	<p>Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is IMPLEMENTATION DEFINED and might be UNPREDICTABLE whether Deferred and Uncorrected errors are countable errors.</p> <p>Note: For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the IMPLEMENTATION DEFINED ERRORMISC<m> fields on a first Corrected error. ERRORMISC0.CECR is then incremented for each subsequent Corrected Error in the same set and way.</p>	7 {x}
[31:28]	WAY	<p>The way that contained the error</p> <p>If the encoding of the way for the reported RAM requires fewer bits than the width of this field, the most significant bits of this field record the way, and the least significant bits are RES0.</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x07, 0x08} or (UInt(Complex_RAS.ERR0STATUS.SERR) == 0x06 and UInt(Complex_RAS.ERR0STATUS.IERR) == 0x00) Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxxx
[27:19]	RES0	Reserved	RES0
[18:6]	SET	<p>The set that contained the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x07, 0x08} or (UInt(Complex_RAS.ERR0STATUS.SERR) == 0x06 and UInt(Complex_RAS.ERR0STATUS.IERR) == 0x00) Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	13 {x}
[5:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3:1]	LVL	<p>Cache level</p> <p>0b001</p> <p>L2.</p> <p>When Complex_RAS.ERROSTATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERROSTATUS.SERR) IN {0x07, 0x08} or (UInt(Complex_RAS.ERROSTATUS.SERR) == 0x06 and UInt(Complex_RAS.ERROSTATUS.IERR) == 0x00) Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxx
[0]	InD	<p>Instruction or Data cache</p> <p>0b0</p> <p>Data or unified cache.</p> <p>When Complex_RAS.ERROSTATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERROSTATUS.SERR) IN {0x07, 0x08} or (UInt(Complex_RAS.ERROSTATUS.SERR) == 0x06 and UInt(Complex_RAS.ERROSTATUS.IERR) == 0x00) Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	x

Accessibility

Reads from ERRORMISCO return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGE[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERROSTATUS.MV is 0. See ERROPFGE.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Complex RAS	0x20	ERRORMISCO	None

This interface is accessible as follows:

RW

B.2.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1

Contains information recording the exact location of a detected RAM error. Refer to the Core Configuration and Integration Manual to interpret the fields in this register.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS

Register offset

0x28

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-26: COMPLEX_RAS_ERR0MISC1 bit assignments




Table B-54: ERR0MISC1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RES0	Reserved	RES0
[59:52]	BitPos	<p>The bit position that contained the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} and Complex_RAS.ERR0MISC1.BV == 1 Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	8 {x}
[51]	BV	<p>Indicates that the BitPos field contains valid data</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	x
[50:46]	RES0	Reserved	RES0
[45:44]	Granule	<p>The protection granule within the ram entry containing the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xx
[43:36]	RES0	Reserved	RES0
[35:20]	Entry	<p>The RAM row containing the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	16 {x}
[19:18]	RES0	Reserved	RES0
[17:16]	SubBank	<p>The sub-bank of the RAM bank containing the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xx
[15:14]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[13:8]	Bank	<p>The RAM bank within the array containing the error</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	6{x}
[7:4]	RES0	Reserved	RES0
[3:0]	Array	<p>The specific RAM array containing the error</p> <p>0b1000 L2 cache data RAMs.</p> <p>0b1001 L2 cache tag RAMs.</p> <p>0b1010 L2 cache L2DB RAMs.</p> <p>0b1011 L2 cache duplicate L1 D-cache tag RAMs.</p> <p>0b1100 L2 TLB RAMs.</p> <p>When Complex_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Complex_RAS.ERR0STATUS.SERR) IN {0x06, 0x07, 0x08} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxxx

Accessibility

Reads from ERR0MISC1 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERR0STATUS.MV is 0. See ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERR0STATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Complex RAS	0x28	ERR0MISC1	None

This interface is accessible as follows:

RW

B.2.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2

This register is not used and is reserved.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS

Register offset

0x30

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-27: COMPLEX_RAS_ERR0MISC2 bit assignments




Table B-56: ERR0MISC2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Accessibility

Reads from ERR0MISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERROSTATUS.MV is 0. See ERROPFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Complex RAS	0x30	ERR0MISC2	None

This interface is accessible as follows:

RW

B.2.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3

This register is not used and is reserved.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Complex RAS


Register offset

0x38

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-28: COMPLEX_RAS_ERR0MISC3 bit assignments




Table B-58: ERR0MISC3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Accessibility

Reads from ERR0MISC3 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERROSTATUS.MV is 0. See ERROPFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Complex RAS	0x38	ERR0MISC3	None

This interface is accessible as follows:

RW

B.2.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register

Defines which common architecturally-defined fault generation features are implemented.

Configurations

ERROFR describes the features implemented by the node.

This register is present only when the complex is configured with cache protection. Otherwise, direct accesses to ERROPFGF are RAZ/WI.

Attributes

Width

64

Component

Complex RAS

Register offset

0x800

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xxxx	xxxx	xxxx	xxx0	0000	xxx0	00x0
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-29: COMPLEX_RAS_ERRORPGF bit assignments




Table B-60: ERRORPGF bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode. 0b0 The node does not support this feature. ERRORPGCTL.R is RES0 . This value applies when the complex is configured without cache protection. 0b1 Error Generation Counter restart mode is implemented and is controlled by ERRORPGCTL.R. ERRORPGCTL.R is a read/write field. This value applies when the complex is configured with cache protection.	The reset values can be the following: 0b0, 0b1, respective to the value.
[29]	SYN	Syndrome. Fault syndrome injection. 0b0 When an injected error is recorded, the node sets ERROSTATUS.{IERR, SERR} to IMPLEMENTATION DEFINED values. ERROSTATUS.{IERR, SERR} are UNKNOWN when ERROSTATUS.V is 0.	0b0
[28]	NA	No access required. Defines whether this component fakes detection of the error on an access to the component or spontaneously in the fault injection state. 0b0 The component fakes detection of the error on an access to the component.	0b0
[27:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12]	MV	<p>Miscellaneous syndrome.</p> <p>Defines whether software can control all or part of the syndrome recorded in the ERRORMISC<m> registers when an injected error is recorded.</p> <p>It is IMPLEMENTATION DEFINED which ERRORMISC<m> syndrome fields, if any, are updated by the node when an injected error is recorded. Some syndrome fields might always be updated by the node when an error, including an injected error, is recorded. For example, a corrected error counter might always be updated when any countable error, including a injected countable error, is recorded.</p> <p>0b0</p> <p>When an injected error is recorded, the node might update the ERRORMISC<m> registers:</p> <ul style="list-style-type: none"> • If any syndrome is recorded by the node in the ERRORMISC<m> registers, then ERROSTATUS.MV is set to 1. • Otherwise, ERROSTATUS.MV is unchanged. <p>If the node always sets ERROSTATUS.MV to 1 when recording an injected error then ERROPFGCTL.MV might be RAO/WI. Otherwise ERROPFGCTL.MV is RES0.</p>	0b0
[11]	AV	<p>Address syndrome. Defines whether software can control the address recorded in ERROADDR when an injected error is recorded.</p> <p>0b0</p> <p>When an injected error is recorded, the node might record an address in ERROADDR. If an address is recorded in ERROADDR, then ERROSTATUS.AV is set to 1. Otherwise, ERROADDR and ERROSTATUS.AV are unchanged.</p> <p>If the node always records an address and sets ERROSTATUS.AV to 1 when recording an injected error then ERROPFGCTL.AV might be RAO/WI. Otherwise ERROPFGCTL.AV is RES0.</p>	0b0
[10]	PN	<p>Poison flag. Describes how the fault generation feature of the node sets the ERROSTATUS.PN status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ERROSTATUS.PN to 1. ERROPFGCTL.PN is RES0.</p>	0b0
[9]	ER	<p>Error Reported flag. Describes how the fault generation feature of the node sets the ERROSTATUS.ER status flag.</p> <p>0b0</p> <p>When an injected error is recorded, the node sets ERROSTATUS.ER according to the architecture-defined rules for setting the ER field. ERROPFGCTL.ER is RES0.</p>	0b0
[8]	CI	<p>Critical Error flag. Describes how the fault generation feature of the node sets the ERROSTATUS.CI status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ERROSTATUS.CI to 1. ERROPFGCTL.CI is RES0.</p>	0b0

Bits	Name	Description	Reset
[7:6]	CE	<p>Corrected Error generation. Describes the types of Corrected error that the fault generation feature of the node can generate.</p> <p>0b00</p> <p>The fault generation feature of the node does not generate Corrected errors. ERROPFGCTL.CE is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b01</p> <p>The fault generation feature of the node allows generation of a non-specific Corrected error, that is, a Corrected error that is recorded by setting ERROSTATUS.CE to 0b10. ERROPFGCTL.CE is a read/write field. The values 0b10 and 0b11 in ERROPFGCTL.CE are reserved.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b00, 0b01, respective to the value.
[5]	DE	<p>Deferred Error generation. Describes whether the fault generation feature of the node can generate Deferred errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Deferred errors. ERROPFGCTL.DE is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Deferred errors. ERROPFGCTL.DE is a read/write field.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[4]	UEO	<p>Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate Latent or Restartable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Latent or Restartable errors. ERROPFGCTL.UEO is RES0.</p>	0b0
[3]	UER	<p>Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate Signaled or Recoverable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Signaled or Recoverable errors. ERROPFGCTL.UER is RES0.</p>	0b0
[2]	UEU	<p>Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate Unrecoverable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Unrecoverable errors. ERROPFGCTL.UEU is RES0.</p>	0b0

Bits	Name	Description	Reset
[1]	UC	<p>Uncontainable Error generation. Describes whether the fault generation feature of the node can generate Uncontainable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Uncontainable errors. ERROPFGCTL.UC is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Uncontainable errors. ERROPFGCTL.UC is a read/write field.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[0]	OF	<p>Overflow flag. Describes how the fault generation feature of the node sets the ERROSTATUS.OF status flag.</p> <p>0b0</p> <p>When an injected error is recorded, the node sets ERROSTATUS.OF according to the architecture-defined rules for setting the OF field. ERROPFGCTL.OF is RES0.</p>	0b0

Accessibility

Component	Offset	Instance	Range
Complex RAS	0x800	ERROPFGF	None

This interface is accessible as follows:

RO

B.2.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register

Enables controlled fault generation.

Configurations

ERROFR and ERROPFGF describe the features implemented by the node.

This register is present only when the complex is configured with cache protection. Otherwise, direct accesses to ERROPFGCTL are RAZ/WI.

Attributes

Width

64

Component


Complex RAS

Register offset

0x808

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-30: COMPLEX_RAS_ERR0PFGCTL bit assignments




Table B-62: ERR0PFGCTL bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	CDNEN	Countdown Enable. Controls transfers of the value held in ERR0PFGCDN to the Error Generation Counter and enables this counter. 0b0 The Error Generation Counter is disabled. 0b1 The Error Generation Counter is enabled. On a write of 1 to this field, the Error Generation Counter is set to ERR0PFGCDN.CDN.	0b0
[30]	R	When the complex is configured with cache protection Restart. Controls whether the Error Generation Counter restarts or stops counting on reaching zero. 0b0 On reaching zero, the Error Generation Counter will stop counting. 0b1 On reaching zero, the Error Generation Counter is set to ERR0PFGCDN.CDN. Otherwise RES0	x
[29:13]	RES0	Reserved	RES0
[12]	RAO/WI	Reserved	RAO/ WI

Bits	Name	Description	Reset
[11:8]	RES0	Reserved	RES0
[7:6]	CE	<p>When the complex is configured with cache protection</p> <p>Corrected Error generation enable. Controls the type of injected Corrected error generated by the fault injection feature of the node.</p> <p>0b00</p> <p>An injected Corrected error will not be generated by the fault injection feature of the node.</p> <p>0b01</p> <p>An injected non-specific Corrected error is generated in the fault injection state. ERROSTATUS.CE is set to 0b10 when the injected error is recorded.</p> <p>This value applies when Complex_RAS.ERROPFGF.CE == 0b01.</p> <p>Otherwise</p> <p>RES0</p>	xx
[5]	DE	<p>When the complex is configured with cache protection</p> <p>Deferred Error generation enable. Controls whether an injected Deferred error is generated by the fault injection feature of the node.</p> <p>0b0</p> <p>An injected Deferred error will not be generated by the fault generation feature of the node.</p> <p>0b1</p> <p>An injected Deferred error is generated in the fault injection state.</p> <p>Otherwise</p> <p>RES0</p>	x
[4:2]	RES0	Reserved	RES0
[1]	UC	<p>When the complex is configured with cache protection</p> <p>Uncontainable Error generation enable. Controls whether an injected Uncontainable error is generated by the fault injection feature of the node.</p> <p>0b0</p> <p>An injected Uncontainable error will not be generated by the fault generation feature of the node.</p> <p>0b1</p> <p>An injected Uncontainable error is generated in the fault injection state.</p> <p>Otherwise</p> <p>RES0</p>	x
[0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Complex RAS	0x808	ERROPFGCTL	None

This interface is accessible as follows:

RW

B.2.10 ERRGSR, Error Group Status Register

Shows the status for the records in the group.

Configurations

ERRGSR is implemented only as part of a memory-mapped group of error records.

This manual describes a group of error records accessed via a standard 4KB memory-mapped peripheral. For a 4KB peripheral, up to 24 error records can be accessed if the Common Fault Injection Model is implemented, and up to 56 otherwise.

Attributes

Width

64

Component

Complex RAS

Register offset

0xE00

Access type

RO

Reset value

xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	000x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-31: COMPLEX_RAS_ERRGSR bit assignments




Table B-64: ERRGSR bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[55:1]	RAZ	Reserved	RAZ
[0]	SO	The status for error record 0. A read-only copy of ERROSTATUS.V. 0b0 No error. 0b1 One or more errors.	x

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xE00	ERRGSR	None

This interface is accessible as follows:

RO

B.2.11 ERRIIDR, Implementation Identification Register

Defines the implementer of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Complex RAS

Register offset

0xE10

Access type

RO

Reset value

1101	1000	1111	0000	0001	0100	x011	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-32: COMPLEX_RAS_ERRIIDR bit assignments




Table B-66: ERRIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	Part number, bits [11:0]. The part number is selected by the designer of the component. 0xD8F Cortex-A320 If ERRPIDR0 and ERRPIDR1 are implemented, ERRPIDR0.PART_0 matches bits [7:0] of ERRIIDR.ProductID and ERRPIDR1.PART_1 matches bits [11:8] of ERRIIDR.ProductID.	0xD8F
[19:16]	Variant	Component major revision. This field distinguishes product variants or major revisions of the product. 0b0000 rOp1 If ERRPIDR2 is implemented, ERRPIDR2.REVISION matches ERRIIDR.Variant.	0b0000
[15:12]	Revision	Component minor revision. This field distinguishes minor revisions of the product. 0b0001 rOp1 If ERRPIDR3 is implemented, ERRPIDR3.REVAND matches ERRIIDR.Revision.	0b0001
[11:8, 6:0]	Implementer	Contains the JEP106 code of the company that implemented the RAS component. For an Arm implementation, this field has the value 0x43B. 0b01000111011 Arm Limited Bits [11:8] contain the JEP106 continuation code of the implementer, and bits [6:0] contain the JEP106 identity code of the implementer. If ERRPIDR4 is implemented, ERRPIDR2 is implemented, and ERRPIDR1 is implemented, ERRPIDR4.DES_2 matches bits [11:8] of ERRIIDR.Implementer, ERRPIDR2.DES_1 matches bits [6:4] of ERRIIDR.Implementer, and ERRPIDR1.DES_0 matches bits [3:0] of ERRIIDR.Implementer.	0b01000111011
[7]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xE10	ERRIIDR	None

This interface is accessible as follows:

RO

B.2.12 ERRDEVAFF, Device Affinity Register

For a group of error records that has affinity with a single PE or a group of PEs, ERRDEVAFF is a copy of MPIDR_EL1 or part of MPIDR_EL1:

- If the group of error records has affinity with a single PE, the affinity level is 0, then ERRDEVAFF reads the same value as MPIDR_EL1, and ERRDEVAFF.FOV reads-as-one to indicate affinity level 0.
- If the group of error records has affinity with a group of PEs, the affinity level is 1, 2, or 3, then parts of ERRDEVAFF reads the same value as parts of MPIDR_EL1, and the rest of ERRDEVAFF indicates the level.

For example, if the group of PEs is a subset of the PEs at affinity level 1 then all of the following are true:

- All the PEs in the group have the same values in MPIDR_EL1.{Aff3,Aff2}, and these values are equal to ERRDEVAFF.{Aff3,Aff2}.
- ERRDEVAFF.Aff1 is nonzero and not 0x80, and ERRDEVAFF.{Aff0,FOV} read-as-zero, to indicate at least affinity level 1. The subset of PEs at level 1 that the group of error records has affinity with is indicated by the least-significant set bit in ERRDEVAFF.Aff1. In this example, if ERRDEVAFF.Aff1[2:0] is 0b100, then the group of error records has affinity with the up-to 8 PEs that have MPIDR_EL1.Aff1[7:3] == ERRDEVAFF.Aff1[7:3].

Depending on the **IMPLEMENTATION DEFINED** nature of the system, it might be possible that ERRDEVAFF is read before system firmware has configured the group of error records or the PE or group of PEs that the group of error records has affinity with. When this is the case, ERRDEVAFF reads as zero.

If RAS System Architecture v1.1 is not implemented then ERRDEVAFF can only describe a group of error records that is affine with a single PE or all the PEs at an affinity level.

Configurations

ERRDEVAFF is implemented only as part of a memory-mapped group of error records.

Attributes

Width

64

Component

Complex RAS

Register offset

0xFA8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0xxx	xxxx	xxxx	xxxx	xxxx	xx10	0000	0000	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-33: COMPLEX_RAS_ERRDEVAFF bit assignments




Table B-68: ERRDEVAFF bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	Aff3	PE affinity level 3. The MPIDR_EL1.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[31]	FOV	Indicates that the ERRDEVAFF.Aff0 field is valid. 0b0 ERRDEVAFF.Aff0 is not valid, and the PE affinity is above level 0 or a subset of level 0.	0b0
[30]	UNKNOWN	Reserved	UNKNOWN
[29:25]	RES0	Reserved	RES0
[24]	UNKNOWN	Reserved	UNKNOWN
[23:16]	Aff2	PE affinity level 2. The MPIDR_EL1.Aff2 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}

Bits	Name	Description	Reset
[15:8]	Aff1	PE affinity level 1. Defines part of the MPIDR_EL1.Aff1 field, viewed from the highest Exception level of the associated PEs. 0bxxxxxx10 PE affinity is the subset of level 1 where ERRDEVAFF.Aff1[7:2] is the value of MPIDR_EL1.Aff1[7:2], viewed from the highest Exception level of the associated PEs.	8 {x}
[7:0]	Aff0	PE affinity level 0. Defines part of the MPIDR_EL1.Aff0 field, viewed from the highest Exception level of the associated PEs. 0x00 PE affinity is above level 1 or a subset of level 1.	0x00

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFA8	ERRDEVAFF	None

This interface is accessible as follows:

RO

B.2.13 ERRDEVARCH, Device Architecture Register

Provides discovery information for the component.

Configurations

ERRDEVARCH is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFBC

Access type

RO

Reset value

0100	0111	0111	0001	0000	1010	0000	0000
31	27	23	19	15	11	7	3 0

Bit descriptions

Figure B-34: COMPLEX_RAS_ERRDEVARCH bit assignments




Table B-70: ERRDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For RAS, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the ERRDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Revision. Defines the architecture revision of the component. 0b0001 RAS System Architecture, error record group v1.1. As 0b0000 and also: <ul style="list-style-type: none">Simplifies ERR<n>STATUS.Adds support for additional ERR<n>MISC<m> registers.Adds support for the optional RAS Timestamp Extension.Adds support for the optional Common Fault Injection Model Extension.	0b0001
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0000 RAS System Architecture, error record group v1.	0b0000
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA00 RAS System Architecture, error record group.	0xA00

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFBC	ERRDEVARCH	None

This interface is accessible as follows:

RO

B.2.14 ERRDEVID, Device Configuration Register

Provides discovery information for the component.

Configurations

ERRDEVID is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFC8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-35: COMPLEX_RAS_ERRDEVID bit assignments




Table B-72: ERRDEVID bit descriptions

Bits	Name	Description	Reset
[31:22]	RES0	Reserved	RES0
[21]	RAZ	Reserved	RAZ
[20]	RES0	Reserved	RES0
[19:16]	RAZ	Reserved	RAZ

Bits	Name	Description	Reset
[15:0]	NUM	Highest numbered index of the error records in this group, plus one. Each implemented record is owned by a node. A node might own multiple records. 0x0001 One record present.	0x0001

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFC8	ERRDEVID	None

This interface is accessible as follows:

RO

B.2.15 ERRPIDR4, Peripheral Identification Register 4

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR4 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Note

Bit descriptions

Figure B-36: COMPLEX_RAS_ERRPIDR4 bit assignments




Table B-74: ERRPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	<p>Size of the component.</p> <p>The distance from the start of the address space used by this component to the end of the component identification registers.</p> <p>A value of 0b0000 means one of the following is true:</p> <ul style="list-style-type: none">The component uses a single 4KB block.The component uses an IMPLEMENTATION DEFINED number of 4KB blocks. <p>Any other value means the component occupies $2^{\text{ERRPIDR4.SIZE}}$ 4KB blocks.</p> <p>0b0000</p> <p>The component uses a single 4KB block</p>	0b0000
[3:0]	DES_2	<p>Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</p> <p>0b0100</p> <p>Arm Limited</p>	0b0100

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFD0	ERRPIDR4	None

This interface is accessible as follows:

RO

B.2.16 ERRPIDR0, Peripheral Identification Register 0

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFE0

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-37: COMPLEX_RAS_ERRPIDR0 bit assignments




Table B-76: ERRPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	<p>Part number, bits [7:0].</p> <p>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</p> <ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 8 bits, ERRPIDR2.REVISION and ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ERRPIDR2.PART_2, ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 4 bits, ERRPIDR3.REVISION, available to define the revision of the component. <p>0x8F</p> <p>Cortex-A320</p>	0x8F

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFE0	ERRPIDR0	None

This interface is accessible as follows:

RO

B.2.17 ERRPIDR1, Peripheral Identification Register 1

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFE4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-38: COMPLEX_RAS_ERRPIDR1 bit assignments




Table B-78: ERRPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, JEP106 identification code, bits [3:0]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, bits [11:8]. The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number: <ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 8 bits, ERRPIDR2.REVISION and ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ERRPIDR2.PART_2, ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 4 bits, ERRPIDR3.REVISION, available to define the revision of the component. 0b1101 Cortex-A320	0b1101

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFE4	ERRPIDR1	None

This interface is accessible as follows:

RO

B.2.18 ERRPIDR2, Peripheral Identification Register 2

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFE8

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-39: COMPLEX_RAS_ERRPIDR2 bit assignments




Table B-80: ERRPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Component major revision. ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ERRPIDR3.REVAND should be set to 0b0000 when ERRPIDR2.REVISION is increased. 0b0000 rOp1	0b0000
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used. 0b1	0b1

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFE8	ERRPIDR2	None

This interface is accessible as follows:

RO

B.2.19 ERRPIDR3, Peripheral Identification Register 3

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFEC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-40: COMPLEX_RAS_ERRPIDR3 bit assignments




Table B-82: ERRPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Component minor revision. ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ERRPIDR3.REVAND should be set to 0b0000 when ERRPIDR2.REVISION is increased. 0b0001 r0p1	0b0001
[3:0]	CMOD	Customer Modified. Indicates the component has been modified. A value of 0b0000 means the component is not modified from the original design. Any other value means the component has been modified in an IMPLEMENTATION DEFINED way. 0b0000 For any two components with the same Unique Component Identifier: <ul style="list-style-type: none">If ERRPIDR3.CMOD is zero in both components, then the components are identical.If ERRPIDR3.CMOD has the same nonzero value in both components, then this does not necessarily mean that they have the same modifications.If ERRPIDR3.CMOD is nonzero in either component, the two components might not be identical despite having the same Unique Component Identifier.	0b0000

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFEC	ERRPIDR3	None

This interface is accessible as follows:

RO

B.2.20 ERRCIDR0, Component Identification Register 0

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-41: COMPLEX_RAS_ERRCIDR0 bit assignments




Table B-84: ERRCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Component identification preamble, segment 0. 0x0D	0x0D

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFF0	ERRCIDR0	None

This interface is accessible as follows:

RO

B.2.21 ERRCIDR1, Component Identification Register 1

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFF4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1111	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-42: COMPLEX_RAS_ERRCIDR1 bit assignments




Table B-86: ERRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1111 Generic peripheral with IMPLEMENTATION DEFINED register layout. Other values are defined by the CoreSight Architecture. This field reads as 0xF.	0b1111
[3:0]	PRMBL_1	Component identification preamble, segment 1. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFF4	ERRCIDR1	None

This interface is accessible as follows:

RO

B.2.22 ERRCIDR2, Component Identification Register 2

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-43: COMPLEX_RAS_ERRCIDR2 bit assignments




Table B-88: ERRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Component identification preamble, segment 2. 0x05	0x05

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFF8	ERRCIDR2	None

This interface is accessible as follows:

RO

B.2.23 ERRCIDR3, Component Identification Register 3

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Complex RAS

Register offset

0xFFC

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-44: COMPLEX_RAS_ERRCIDR3 bit assignments




Table B-90: ERRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Component identification preamble, segment 3. 0xB1	0xB1

Accessibility

Component	Offset	Instance	Range
Complex RAS	0xFFC	ERRCIDR3	None

This interface is accessible as follows:

RO

B.3 External Core RAS registers summary

The following summary table provides an overview of all memory-mapped Core RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-92: Core RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3
0x800	ERROPFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERROPFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERROPFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	0x47710A00	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.3.1 ERROFR, Error Record <n> Feature Register

Defines whether error record 0 is the first record owned by a node:

- If error record 0 is the first error record owned by a node, then ERROFR.ED is not 0b00.
- If error record 0 is not the first error record owned by a node, then ERROFR.ED is 0b00.

If error record 0 is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Core RAS

Register offset

0x0

Access type

RO

Reset value

xxxx	xxxx	xxx1	0011	xxxx	xxxx	xxxx	xxxx	1xxx	xx00	0001	0010	1010	1001	1010	xx10
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-45: CORE_RAS_ERR0FR bit assignments




Table B-93: ERR0FR bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	RES0
[54:53]	CE	Corrected Error recording. Describes the types of Corrected errors the node can record, if any. 0b00 Does not record Corrected errors. This value applies when the complex is configured without cache protection. 0b10 Records only non-specific Corrected errors. That is, Corrected errors recorded by setting ERROSTATUS.CE to 0b10. This value applies when the complex is configured with cache protection.	The reset values can be the following: 0b00, 0b10, respective to the value.
[52]	DE	Deferred Error recording. Describes whether the node supports recording Deferred errors. 0b1 Records Deferred errors.	0b1
[51]	UEO	Latent or Restartable Error recording. Describes whether the node supports recording Latent or Restartable errors. 0b0 Does not record Latent or Restartable errors.	0b0
[50]	UER	Signaled or Recoverable Error recording. Describes whether the node supports recording Signaled or Recoverable errors. 0b0 Does not record Signaled or Recoverable errors.	0b0
[49]	UEU	Unrecoverable Error recording. Describes whether the node supports recording Unrecoverable errors. 0b1 Records Unrecoverable errors.	0b1

Bits	Name	Description	Reset
[48]	UC	Uncontainable Error recording. Describes whether the node supports recording Uncontainable errors. 0b1 Records Uncontainable errors.	0b1
[47:32]	RES0	Reserved	RES0
[31]	FRX	Feature Register extension. Defines whether ERROFR[63:48] describe the error types supported by this node. 0b1 ERROFR[63:48] are defined by the architecture.	0b1
[30:26]	RES0	Reserved	RES0
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, ERR<m>MISC3 is used as the timestamp register, and, if it is, the timebase used by the timestamp. 0b00 Does not support a timestamp register.	0b00
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented by the node. 0b00 Does not support the critical error interrupt. ERROCTL.R.CI is RES0.	0b00
[21:20]	INJ	Fault Injection Extension. Indicates whether the Common Fault Injection Model Extension is implemented by the node. 0b01 Supports the Common Fault Injection Model Extension. See ERROPFGF for more information.	0b01
[19:18]	CEO	Corrected Error overwrite. Indicates the behavior of the node when a second or subsequent Corrected error is recorded and a first Corrected error has previously been recorded by an error record <m> owned by the node. 0b00 Keeps the previous error syndrome.	0b00
[17:16]	DUI	Error recovery interrupt for deferred errors control. Indicates whether the enabling and disabling of error recovery interrupts on deferred errors is supported by the node. 0b10 Enabling and disabling of error recovery interrupts on deferred errors is supported and controllable using ERROCTL.R.DUI.	0b10
[15]	RP	Repeat counter. Indicates whether the node implements a second Corrected error counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. 0b1 Implements a first (repeat) counter and a second (other) counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. The repeat counter is the same size as the primary error counter.	0b1

Bits	Name	Description	Reset
[14:12]	CEC	Corrected Error Counter. Indicates whether the node implements the standard format Corrected error counter mechanisms in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. 0b010 Implements an 8-bit Corrected error counter in ERR<m>MISCO[39:32] for each error record <m> owned by the node that can record countable errors.	0b010
[11:10]	CFI	Fault handling interrupt for corrected errors control. Indicates whether the enabling and disabling of fault handling interrupts on corrected errors is supported by the node. 0b10 Enabling and disabling of fault handling interrupts on corrected errors is supported and controllable using ERROCTL.R.CFI.	0b10
[9:8]	UE	In-band error response (External abort). Indicates whether the in-band error response and associated controls are implemented by the node. 0b01 In-band error response is supported and always enabled. ERROCTL.R.UE is RES0 .	0b01
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented by the node. 0b10 Fault handling interrupt is supported and controllable using ERROCTL.R.FI.	0b10
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented by the node. 0b10 Error handling interrupt is supported and controllable using ERROCTL.R.UI.	0b10
[3:2]	RES0	Reserved	RES0
[1:0]	ED	Error reporting and logging. Indicates error record 0 is a normal record and the first record owned the node, and whether the node implements the controls for enabling and disabling error reporting and logging. 0b10 Error reporting and logging is controllable using ERROCTL.R.ED.	0b10

Accessibility

Component	Offset	Instance	Range
Core RAS	0x0	ERR0FR	None

This interface is accessible as follows:

RO

B.3.2 ERROCTL.R, Error Record <n> Control Register

The error control register contains enable bits for the node that writes to this record:

- Enabling error detection and correction.
- Enabling the critical error, error recovery, and fault handling interrupts.

- Enabling in-band error response for uncorrected errors.

For each bit, if the node does not support the feature, then the bit is **RES0**. The definition of each record is **IMPLEMENTATION DEFINED**.

Configurations

ERROFR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x8

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-46: CORE_RAS_ERR0CTLR bit assignments




Table B-95: ERROCTLR bit descriptions

Bits	Name	Description	Reset
[63:11]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[10]	DUI	<p>Error recovery interrupt for Deferred errors enable.</p> <p>When ERROFR.DUI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Deferred error.</p> <p>0b0</p> <p>Error recovery interrupt not generated for Deferred errors.</p> <p>0b1</p> <p>Error recovery interrupt generated for Deferred errors.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[9]	RES0	Reserved	RES0
[8]	CFI	<p>Fault handling interrupt for corrected error events enable.</p> <p>When ERROFR.CFI == 0b10, this control applies to errors on both reads and writes.</p> <p>When enabled, the fault handling interrupt is generated for all corrected error events.</p> <p>0b0</p> <p>Fault handling interrupt not generated for corrected error events.</p> <p>0b1</p> <p>Fault handling interrupt generated for corrected error events.</p> <p>If the node implements a corrected error counter or counters, then a corrected error event is defined as follows:</p> <ul style="list-style-type: none"> • A corrected error event occurs when a counter overflows and sets a counter overflow flag to 1. • It is UNPREDICTABLE whether a corrected error event occurs when a software write sets a counter overflow flag to 1. • It is UNPREDICTABLE whether a corrected error event occurs when a counter overflows and the overflow flag was previously set to 1. <p>Otherwise, a corrected error event occurs when the error record records an error as a Corrected error.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[7:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3]	FI	<p>Fault handling interrupt enable.</p> <p>When ERROFR.FI == 0b10, this control applies to errors on both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> The fault handling interrupt is generated for all errors recorded as either Deferred error or Uncorrected error. If the fault handling interrupt control for corrected error events, ERROCTLR.CFI, is not implemented, then the fault handling interrupt is generated for all corrected error events. <p>0b0</p> <p>Fault handling interrupt disabled.</p> <p>0b1</p> <p>Fault handling interrupt enabled.</p> <p>See ERROCTLR.CFI for more information on corrected error events.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[2]	UI	<p>Uncorrected error recovery interrupt enable.</p> <p>When ERROFR.UI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Uncorrected error.</p> <p>0b0</p> <p>Error recovery interrupt disabled.</p> <p>0b1</p> <p>Error recovery interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	ED	<p>Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node. Arm recommends that, when disabled, correct error detection and correction codes are written for writes, unless disabled by an IMPLEMENTATION DEFINED control for error injection.</p> <p>0b0 Error reporting disabled.</p> <p>0b1 Error reporting enabled.</p> <p>It is IMPLEMENTATION DEFINED whether the node fully disables error detection and correction when reporting is disabled. That is, even with error reporting disabled, the node might continue to silently correct errors. Uncorrected errors might result in corrupt data being silently propagated by the node.</p> <p>Note: If this node requires initialization after Cold reset to prevent signaling false errors, then Arm recommends this field is set to 0 on Cold reset, meaning errors are not reported from Cold reset. This allows boot software to initialize a node without signaling errors. Software can enable error reporting after the node is initialized. Otherwise, the Cold reset value is IMPLEMENTATION DEFINED. If the Cold reset value is 1, the reset values of other controls in this register are also IMPLEMENTATION DEFINED and should not be UNKNOWN.</p>	x

Accessibility

Component	Offset	Instance	Range
Core RAS	0x8	ERR0CTLR	None

This interface is accessible as follows:

RW

B.3.3 ERR0STATUS, Error Record <n> Primary Status Register

Contains status information for error record 0, including:

- Whether any error has been detected (valid).
- Whether any detected error was not corrected, and returned to a Requester.
- Whether any detected error was not corrected and deferred.
- Whether an error record has been discarded because additional errors have been detected before the first error was handled by software (overflow).
- Whether any error has been reported.
- Whether the other error record registers contain valid information.
- Whether the error was reported because poison data was detected or because a corrupt value was detected by an error detection code.
- A primary error code.
- An **IMPLEMENTATION DEFINED** extended error code.

- Within this register:
- ERROSTATUS.{AV, V, MV} are valid bits that define whether error record 0 registers are valid.
 - ERROSTATUS.{UE, OF, CE, DE, UET} encode the types of error or errors recorded.
 - ERROSTATUS.{CI, ER, PN, IERR, SERR} are syndrome fields.

Configurations

ERROFR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x10

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx	x0xx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-47: CORE_RAS_ERR0STATUS bit assignments




Table B-97: ERROSTATUS bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[30]	V	<p>Status Register Valid.</p> <p>0b0</p> <p>ERRSTATUS not valid.</p> <p>0b1</p> <p>ERRSTATUS valid. At least one error has been recorded.</p> <p>Access to this field is: W1C</p>	0b0
[29]	UE	<p>Uncorrected Error.</p> <p>0b0</p> <p>No errors have been detected, or all detected errors have been either corrected or deferred.</p> <p>0b1</p> <p>At least one detected error was not corrected and not deferred.</p> <p>When clearing ERRSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Core_RAS.ERRSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[28]	ER	<p>Error Reported.</p> <p>0b0</p> <p>No in-band error response (External abort) signaled to the Requester making the access or other transaction.</p> <p>0b1</p> <p>An in-band error response was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:</p> <ul style="list-style-type: none"> The ERRCTLR[FirstRecordOfNode(n)].UE field, or applicable one of the ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE} fields, is implemented and was 1 when an error was detected and not corrected. The ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE, UE} fields are not implemented and the component always reports errors. <p>Note:</p> <p>An in-band error response signaled by the component might be masked and not generate any exception.</p> <p>It is IMPLEMENTATION DEFINED whether an uncorrected error that is deferred and recorded as a Deferred error, but is not deferred to the Requester, can signal an in-band error response to the Requester, causing this field to be set to 1.</p> <p>When Core_RAS.ERRSTATUS.V == 0 or Core_RAS.ERRSTATUS.[DE,UE] == 0b00</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[27]	OF	<p>Overflow.</p> <p>Indicates that multiple errors have been detected. This field is set to 1 when one of the following occurs:</p> <ul style="list-style-type: none"> A Corrected error counter is implemented, an error is counted, and the counter overflows. ERROSTATUS.V was previously 1, a Corrected error counter is not implemented, and a Corrected error is recorded. ERROSTATUS.V was previously 1, and a type of error other than a Corrected error is recorded. <p>Otherwise, this field is unchanged when an error is recorded.</p> <p>If a Corrected error counter is implemented, then:</p> <ul style="list-style-type: none"> A direct write that modifies the counter overflow flag indirectly might set this field to an UNKNOWN value. A direct write to this field that clears this field to zero might indirectly set the counter overflow flag to an UNKNOWN value. <p>0b0</p> <p>Since this field was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.</p> <p>0b1</p> <p>Since this field was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Core_RAS.ERROSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[26]	MV	<p>Miscellaneous Registers Valid.</p> <p>0b0</p> <p>ERRORMISC<m> not valid.</p> <p>0b1</p> <p>The contents of the ERRORMISC<m> registers contain additional information for an error recorded by this record.</p> <p>Note:</p> <p>If the ERRORMISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</p> <p>Access to this field is: W1C</p>	0b0

Bits	Name	Description	Reset
[25:24]	CE	<p>Corrected Error.</p> <p>0b00 No errors were corrected.</p> <p>0b10 At least one error was corrected.</p> <p>When Core_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[23]	DE	<p>Deferred Error.</p> <p>0b0 No errors were deferred.</p> <p>0b1 At least one error was not corrected and deferred.</p> <p>Support for deferring errors is IMPLEMENTATION DEFINED.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Core_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[22]	PN	<p>Poison.</p> <p>0b0 Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.</p> <p>0b1 Uncorrected error or Deferred error recorded because a poison value was detected.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Core_RAS.ERR0STATUS.V == 0 or Core_RAS.ERR0STATUS.[DE,UE] == 0b00 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[21:20]	UET	<p>Uncorrected Error Type. Describes the state of the component after detecting or consuming an Uncorrected error.</p> <p>0b01 Uncorrected error, Unrecoverable error (UEU).</p> <p>0b00 Uncorrected error, Uncontainable error (UC).</p> <p>This value applies when the complex is configured with cache protection.</p> <p>UER can mean either Signaled or Recoverable error, and UEO can mean either Latent or Restartable error.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When Core_RAS.ERR0STATUS.V == 0 or Core_RAS.ERR0STATUS.UE == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[19]	CI	<p>Critical Error. Indicates whether a critical error condition has been recorded.</p> <p>0b0 No critical error condition.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When Core_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[18:16]	RES0	Reserved	RES0
[15:8]	IERR	<p>IMPLEMENTATION DEFINED error code. This code should be interpreted with the value in SERR, as described in the following table:</p> <p>Table B-98: SERR description on page 574</p> <p>When Core_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: RW</p>	8 {x}

Bits	Name	Description	Reset
[7:0]	SERR	<p>Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.</p> <p>0x0C Data value from (non-associative) external memory. For example, ECC error in SDRAM.</p> <p>0x12 Error response from Completer of access. For example, error response from cache write-back.</p> <p>0x15 Deferred error from Completer not supported at Requester. For example, poisoned data received from the Completer of an access by a Requester that cannot defer the error further.</p> <p>0x06 Data value from associative memory. For example, ECC error on cache data.</p> <p>This value applies when the complex is configured with cache protection.</p> <p>0x07 Address/control value from associative memory. For example, ECC error on cache tag.</p> <p>This value applies when the complex is configured with cache protection.</p> <p>All other values are reserved.</p> <p>The implemented set of valid values that this field can take is IMPLEMENTATION DEFINED. If any value not in this set is written to this register, then the value read back from this field is UNKNOWN.</p> <p>Note: This means that one or more bits of this field might be implemented as fixed read-as-zero or read-as-one values.</p> <p>When Core_RAS.ERR0STATUS.V == 0 Access to this field is: UNKNOWN/W1</p> <p>Otherwise Access to this field is: RW</p>	8 {x}

Table B-98: SERR description

SERR	IERR	Meaning
0x06	0x00	Error in cache data RAMs. Which cache the error was discovered in, and the set and way of the line in the cache are reported in ERR0MISCO.
0x06	0x01	Error in L1 D-cache MTE RAMs. The set and way of the line in the cache is reported in ERR0MISCO.
0x07	0x00	Error in cache tag RAMs. Which cache the error was discovered in, and the set and way of the line in the cache is reported in ERR0MISCO.
0x07	0x01	Error in L1 D-cache dirty RAMs. The set and way of the line in the cache is reported in ERR0MISCO.
0x0C	0x00	Data error response on a non-speculative linefill, poison response on a store linefill when synchronous MTE tag checking is not enabled, or data error response on a load not allocating into the L1 D-cache.
0x12	0x00	Non-data error on read transaction.
0x15	0x00	Data error response on a speculative linefill, poisoned data received for a load (or a store when synchronous MTE tag checking is enabled), or poisoned data received for a speculative linefill when the core is configured without cache protection.

Accessibility

ERROSTATUS.{AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} are write-one-to-clear (W1C) fields, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. ERROSTATUS.{IERR, SERR} are read/write (RW) fields, although the set of implemented valid values is **IMPLEMENTATION DEFINED**. See also ERROPFGF.SYN.

After reading ERROSTATUS, software must clear the valid fields in the register to allow new errors to be recorded. However, between reading the register and clearing the valid fields, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to ERROSTATUS.{UE, DE, CE} are ignored if ERROSTATUS.OF is 1 and is not being cleared to 0.
- Writes to ERROSTATUS.V are ignored if any of ERROSTATUS.{UE, DE, CE} are nonzero and are not being cleared to zero.
- Writes to ERROSTATUS.{AV, MV} and the ERROSTATUS.{ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority nonzero error status field is not being cleared to zero. The error status fields in priority order from highest to lowest, are ERROSTATUS.UE, ERROSTATUS.DE, and ERROSTATUS.CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of ERROSTATUS.{V, UE, OF, CE, DE} are nonzero before the write.
- The write does not clear the nonzero ERROSTATUS.{V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERROSTATUS are also defined as **UNKNOWN** where certain combinations of ERROSTATUS.{V, DE, UE} are zero. The rules for writes to ERROSTATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERROSTATUS when ERROSTATUS.V is 1 results in either ERROSTATUS.V field being cleared to zero, or ERROSTATUS.V not changing. Since all fields in ERROSTATUS, other than ERROSTATUS.{AV, V, MV}, usually read as **UNKNOWN** values when ERROSTATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software performs the following sequence of operations in order:

1. Read ERROSTATUS and determine which fields need to be cleared to zero.
2. In a single write to ERROSTATUS:
 - Write ones to all the W1C fields that are nonzero in the read value.
 - Write zero to all the W1C fields that are zero in the read value.
 - Write zero to all the RW fields.

3. Read back ERRSTATUS after the write to confirm no new fault has been recorded.

Otherwise, these fields might not have the correct value when a new fault is recorded.

Component	Offset	Instance	Range
Core RAS	0x10	ERRSTATUS	None

This interface is accessible as follows:

When Core_RAS.ERRSTATUS.V != 0 and ERRSTATUS.V is not being cleared to 0b0 in the same write

RO

When Core_RAS.ERRSTATUS.UE != 0 and ERRSTATUS.UE is not being cleared to 0b0 in the same write

RO

When Core_RAS.ERRSTATUS.OF != 0 and ERRSTATUS.OF is not being cleared to 0b0 in the same write

RO

When Core_RAS.ERRSTATUS.CE != 0b00 and ERRSTATUS.CE is not being cleared to 0b00 in the same write

RO

When Core_RAS.ERRSTATUS.DE != 0 and ERRSTATUS.DE is not being cleared to 0b0 in the same write

RO

Otherwise

RW

B.3.4 ERRMISC0, Error Record <n> Miscellaneous Register 0

Contains information recording the cache line or TLB entry of a detected RAM error. Also contains the architecturally-defined Corrected error counters.

Configurations

ERRFR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x20

Access type
RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-48: CORE_RAS_ERR0MISC0 bit assignments




Table B-100: ERR0MISC0 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47]	OFO	Sticky overflow bit, other. Set to 1 when ERR0MISC0.CECO is incremented and wraps through zero. 0b0 Other counter has not overflowed. 0b1 Other counter has overflowed. A direct write that modifies this field might indirectly set ERROSTATUS.OF to an UNKNOWN value and a direct write to ERROSTATUS.OF that clears it to zero might indirectly set this field to an UNKNOWN value.	x
[46:40]	CECO	Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERR0MISC0.CECR.	7{x}
[39]	OFR	Sticky overflow bit, repeat. Set to 1 when ERR0MISC0.CECR is incremented and wraps through zero. 0b0 Repeat counter has not overflowed. 0b1 Repeat counter has overflowed. A direct write that modifies this field might indirectly set ERROSTATUS.OF to an UNKNOWN value and a direct write to ERROSTATUS.OF that clears it to zero might indirectly set this field to an UNKNOWN value.	x

Bits	Name	Description	Reset
[38:32]	CECR	Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is IMPLEMENTATION DEFINED and might be UNPREDICTABLE whether Deferred and Uncorrected errors are countable errors. Note: For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the IMPLEMENTATION DEFINED ERRORMISC<m> fields on a first Corrected error. ERRORMISCO.CECR is then incremented for each subsequent Corrected Error in the same set and way.	7{x}
[31:30]	WAY	The way that contained the error When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO Otherwise Access to this field is: UNKNOWN/WI	xx
[29:14]	RES0	Reserved	RES0
[13:6]	SET	The set that contained the error When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO Otherwise Access to this field is: UNKNOWN/WI	8{x}
[5:4]	RES0	Reserved	RES0
[3:1]	LVL	Cache level 0b000 L1. When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO Otherwise Access to this field is: UNKNOWN/WI	xxx

Bits	Name	Description	Reset
[0]	InD	<p>Instruction or Data cache</p> <p>0b0 Data or unified cache.</p> <p>0b1 Instruction cache.</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/W!</p>	x

Accessibility

Reads from ERR0MISC0 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERR0STATUS.MV is 0. See ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERR0STATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



Note

These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Core RAS	0x20	ERR0MISC0	None

This interface is accessible as follows:

RW

B.3.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1

Contains information recording the exact location of a detected RAM error. Refer to the Core Configuration and Integration Manual to interpret the fields in this register.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS


Register offset

0x28

Access type

RW

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-49: CORE_RAS_ERR0MISC1 bit assignments




Table B-102: ERR0MISC1 bit descriptions

Bits	Name	Description	Reset
[63:58]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[57:52]	BitPos	<p>The bit position that contained the error</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} and Core_RAS.ERR0MISC1.BV == 1 Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	6 {x}
[51]	BV	<p>Indicates that the BitPos field contains valid data</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	x
[50:47]	RES0	Reserved	RES0
[46:44]	Granule	<p>The protection granule within the ram entry containing the error</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxx
[43:32]	RES0	Reserved	RES0
[31:20]	Entry	<p>The RAM row containing the error</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	12 {x}
[19:18]	RES0	Reserved	RES0
[17:16]	SubBank	<p>The sub-bank of the RAM bank containing the error</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xx
[15:12]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[11:8]	Bank	<p>The RAM bank within the array containing the error</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxxx
[7:4]	RES0	Reserved	RES0
[3:0]	Array	<p>The specific RAM array containing the error</p> <p>0b0000 L1 D-cache data RAMs.</p> <p>0b0001 L1 D-cache MTE data RAMs.</p> <p>0b0010 L1 D-cache tag RAMs.</p> <p>0b0011 L1 D-cache dirty RAMs.</p> <p>0b0100 L1 I-cache data RAMs.</p> <p>0b0101 L1 I-cache tag RAMs.</p> <p>When Core_RAS.ERR0STATUS.MV == 0 Access to this field is: RW</p> <p>When UInt(Core_RAS.ERR0STATUS.SERR) IN {0x06, 0x07} Access to this field is: RO</p> <p>Otherwise Access to this field is: UNKNOWN/WI</p>	xxxx

Accessibility

Reads from ERR0MISC1 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERR0STATUS.MV is 0. See ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERR0STATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Core RAS	0x28	ERR0MISC1	None

This interface is accessible as follows:

RW

B.3.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2

This register is not used and is reserved.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x30

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-50: CORE_RAS_ERR0MISC2 bit assignments




Table B-104: ERR0MISC2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Accessibility

Reads from ERR0MISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERROSTATUS.MV is 0. See ERROPFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Core RAS	0x30	ERR0MISC2	None

This interface is accessible as follows:

RW

B.3.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3

This register is not used and is reserved.

Configurations

ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x38

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-51: CORE_RAS_ERR0MISC3 bit assignments




Table B-106: ERR0MISC3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Accessibility

Reads from ERR0MISC3 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ERROSTATUS.MV is 0. See ERROPFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
Core RAS	0x38	ERR0MISC3	None

This interface is accessible as follows:

RW

B.3.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register

Defines which common architecturally-defined fault generation features are implemented.

Configurations

ERROFR describes the features implemented by the node.

Attributes

Width

64

Component

Core RAS

Register offset

0x800

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x100	xxxx	xxxx	xxxx	xxx0	0000	xxx0	01x0

63 59 55 51 47 43 39 35 31 27 23 19 15 11 7 3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-52: CORE_RAS_ERR0PFGF bit assignments




Table B-108: ERR0PFGF bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode. 0b1 Error Generation Counter restart mode is implemented and is controlled by ERR0PFGCTL.R. ERR0PFGCTL.R is a read/write field.	0b1
[29]	SYN	Syndrome. Fault syndrome injection. 0b0 When an injected error is recorded, the node sets ERROSTATUS.{IERR, SERR} to IMPLEMENTATION DEFINED values. ERROSTATUS.{IERR, SERR} are UNKNOWN when ERROSTATUS.V is 0.	0b0
[28]	NA	No access required. Defines whether this component fakes detection of the error on an access to the component or spontaneously in the fault injection state. 0b0 The component fakes detection of the error on an access to the component.	0b0
[27:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12]	MV	<p>Miscellaneous syndrome.</p> <p>Defines whether software can control all or part of the syndrome recorded in the ERRORMISC<m> registers when an injected error is recorded.</p> <p>It is IMPLEMENTATION DEFINED which ERRORMISC<m> syndrome fields, if any, are updated by the node when an injected error is recorded. Some syndrome fields might always be updated by the node when an error, including an injected error, is recorded. For example, a corrected error counter might always be updated when any countable error, including a injected countable error, is recorded.</p> <p>0b0</p> <p>When an injected error is recorded, the node might update the ERRORMISC<m> registers:</p> <ul style="list-style-type: none"> • If any syndrome is recorded by the node in the ERRORMISC<m> registers, then ERROSTATUS.MV is set to 1. • Otherwise, ERROSTATUS.MV is unchanged. <p>If the node always sets ERROSTATUS.MV to 1 when recording an injected error then ERROPFGCTL.MV might be RAO/WI. Otherwise ERROPFGCTL.MV is RES0.</p>	0b0
[11]	AV	<p>Address syndrome. Defines whether software can control the address recorded in ERROADDR when an injected error is recorded.</p> <p>0b0</p> <p>When an injected error is recorded, the node might record an address in ERROADDR. If an address is recorded in ERROADDR, then ERROSTATUS.AV is set to 1. Otherwise, ERROADDR and ERROSTATUS.AV are unchanged.</p> <p>If the node always records an address and sets ERROSTATUS.AV to 1 when recording an injected error then ERROPFGCTL.AV might be RAO/WI. Otherwise ERROPFGCTL.AV is RES0.</p>	0b0
[10]	PN	<p>Poison flag. Describes how the fault generation feature of the node sets the ERROSTATUS.PN status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ERROSTATUS.PN to 1. ERROPFGCTL.PN is RES0.</p>	0b0
[9]	ER	<p>Error Reported flag. Describes how the fault generation feature of the node sets the ERROSTATUS.ER status flag.</p> <p>0b0</p> <p>When an injected error is recorded, the node sets ERROSTATUS.ER according to the architecture-defined rules for setting the ER field. ERROPFGCTL.ER is RES0.</p>	0b0
[8]	CI	<p>Critical Error flag. Describes how the fault generation feature of the node sets the ERROSTATUS.CI status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ERROSTATUS.CI to 1. ERROPFGCTL.CI is RES0.</p>	0b0

Bits	Name	Description	Reset
[7:6]	CE	<p>Corrected Error generation. Describes the types of Corrected error that the fault generation feature of the node can generate.</p> <p>0b00</p> <p>The fault generation feature of the node does not generate Corrected errors. ERROPFGCTL.CE is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b01</p> <p>The fault generation feature of the node allows generation of a non-specific Corrected error, that is, a Corrected error that is recorded by setting ERROSTATUS.CE to 0b10. ERROPFGCTL.CE is a read/write field. The values 0b10 and 0b11 in ERROPFGCTL.CE are reserved.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b00, 0b01, respective to the value.
[5]	DE	<p>Deferred Error generation. Describes whether the fault generation feature of the node can generate Deferred errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Deferred errors. ERROPFGCTL.DE is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Deferred errors. ERROPFGCTL.DE is a read/write field.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[4]	UEO	<p>Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate Latent or Restartable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Latent or Restartable errors. ERROPFGCTL.UEO is RES0.</p>	0b0
[3]	UER	<p>Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate Signaled or Recoverable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Signaled or Recoverable errors. ERROPFGCTL.UER is RES0.</p>	0b0
[2]	UEU	<p>Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate Unrecoverable errors.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Unrecoverable errors. ERROPFGCTL.UEU is a read/write field.</p>	0b1

Bits	Name	Description	Reset
[1]	UC	<p>Uncontainable Error generation. Describes whether the fault generation feature of the node can generate Uncontainable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Uncontainable errors. ERROPFGCTL.UC is RES0.</p> <p>This value applies when the complex is configured without cache protection.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Uncontainable errors. ERROPFGCTL.UC is a read/write field.</p> <p>This value applies when the complex is configured with cache protection.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[0]	OF	<p>Overflow flag. Describes how the fault generation feature of the node sets the ERROSTATUS.OF status flag.</p> <p>0b0</p> <p>When an injected error is recorded, the node sets ERROSTATUS.OF according to the architecture-defined rules for setting the OF field. ERROPFGCTL.OF is RES0.</p>	0b0

Accessibility

Component	Offset	Instance	Range
Core RAS	0x800	ERROPFGF	None

This interface is accessible as follows:

RO

B.3.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register

Enables controlled fault generation.

Configurations

ERROFR and ERROPFGF describe the features implemented by the node.

Attributes

Width

64

Component

Core RAS


Register offset

0x808

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-53: CORE_RAS_ERRORFGCTL bit assignments




Table B-110: ERRORFGCTL bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	CDNEN	Countdown Enable. Controls transfers of the value held in ERRORFGCDN to the Error Generation Counter and enables this counter. 0b0 The Error Generation Counter is disabled. 0b1 The Error Generation Counter is enabled. On a write of 1 to this field, the Error Generation Counter is set to ERRORFGCDN.CDN.	0b0
[30]	R	Restart. Controls whether the Error Generation Counter restarts or stops counting on reaching zero. 0b0 On reaching zero, the Error Generation Counter will stop counting. 0b1 On reaching zero, the Error Generation Counter is set to ERRORFGCDN.CDN.	x
[29:13]	RES0	Reserved	RES0
[12]	RAO/WI	Reserved	RAO/WI
[11:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:6]	CE	<p>When the complex is configured with cache protection</p> <p>Corrected Error generation enable. Controls the type of injected Corrected error generated by the fault injection feature of the node.</p> <p>0b00</p> <p>An injected Corrected error will not be generated by the fault injection feature of the node.</p> <p>0b01</p> <p>An injected non-specific Corrected error is generated in the fault injection state. ERR0STATUS.CE is set to 0b10 when the injected error is recorded.</p> <p>This value applies when Core_RAS.ERR0PFGF.CE == 0b01.</p> <p>Otherwise</p> <p>RES0</p>	xx
[5]	DE	<p>When the complex is configured with cache protection</p> <p>Deferred Error generation enable. Controls whether an injected Deferred error is generated by the fault injection feature of the node.</p> <p>0b0</p> <p>An injected Deferred error will not be generated by the fault generation feature of the node.</p> <p>0b1</p> <p>An injected Deferred error is generated in the fault injection state.</p> <p>Otherwise</p> <p>RES0</p>	x
[4:3]	RES0	Reserved	RES0
[2]	UEU	<p>Unrecoverable Error generation enable. Controls whether an injected Unrecoverable error is generated by the fault injection feature of the node.</p> <p>0b0</p> <p>An injected Unrecoverable error will not be generated by the fault generation feature of the node.</p> <p>0b1</p> <p>An injected Unrecoverable error is generated in the fault injection state.</p>	x
[1]	UC	<p>When the complex is configured with cache protection</p> <p>Uncontainable Error generation enable. Controls whether an injected Uncontainable error is generated by the fault injection feature of the node.</p> <p>0b0</p> <p>An injected Uncontainable error will not be generated by the fault generation feature of the node.</p> <p>0b1</p> <p>An injected Uncontainable error is generated in the fault injection state.</p> <p>Otherwise</p> <p>RES0</p>	x
[0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Core RAS	0x808	ERR0PFGCTL	None

This interface is accessible as follows:

RW

B.3.10 ERRGSR, Error Group Status Register

Shows the status for the records in the group.

Configurations

ERRGSR is implemented only as part of a memory-mapped group of error records.

This manual describes a group of error records accessed via a standard 4KB memory-mapped peripheral. For a 4KB peripheral, up to 24 error records can be accessed if the Common Fault Injection Model is implemented, and up to 56 otherwise.

Attributes

Width

64

Component

Core RAS

Register offset

0xE00

Access type

RO

Reset value

xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	000x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-54: CORE_RAS_ERRGSR bit assignments




Table B-112: ERRGSR bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:1]	RAZ	Reserved	RAZ
[0]	S0	The status for error record 0. A read-only copy of ERR0STATUS.V. 0b0 No error. 0b1 One or more errors.	x

Accessibility

Component	Offset	Instance	Range
Core RAS	0xE00	ERRGSR	None

This interface is accessible as follows:

RO

B.3.11 ERRIIDR, Implementation Identification Register

Defines the implementer of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Core RAS

Register offset

0xE10

Access type
RO

Reset value

1101	1000	1111	0000	0001	0100	x011	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-55: CORE_RAS_ERRIIDR bit assignments




Table B-114: ERRIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	Part number, bits [11:0]. The part number is selected by the designer of the component. 0xD8F Cortex-A320 If ERRPIDR0 and ERRPIDR1 are implemented, ERRPIDR0.PART_0 matches bits [7:0] of ERRIIDR.ProductID and ERRPIDR1.PART_1 matches bits [11:8] of ERRIIDR.ProductID.	0xD8F
[19:16]	Variant	Component major revision. This field distinguishes product variants or major revisions of the product. 0b0000 rOp1 If ERRPIDR2 is implemented, ERRPIDR2.REVISION matches ERRIIDR.Variant.	0b0000
[15:12]	Revision	Component minor revision. This field distinguishes minor revisions of the product. 0b0001 rOp1 If ERRPIDR3 is implemented, ERRPIDR3.REVAND matches ERRIIDR.Revision.	0b0001

Bits	Name	Description	Reset
[11:8, 6:0]	Implementer	<p>Contains the JEP106 code of the company that implemented the RAS component. For an Arm implementation, this field has the value 0x43B.</p> <p>0b01000111011 Arm Limited</p> <p>Bits [11:8] contain the JEP106 continuation code of the implementer, and bits [6:0] contain the JEP106 identity code of the implementer.</p> <p>If ERRPIDR4 is implemented, ERRPIDR2 is implemented, and ERRPIDR1 is implemented, ERRPIDR4.DES_2 matches bits [11:8] of ERRIIDR.Implementer, ERRPIDR2.DES_1 matches bits [6:4] of ERRIIDR.Implementer, and ERRPIDR1.DES_0 matches bits [3:0] of ERRIIDR.Implementer.</p>	0b01000111011
[7]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Core RAS	0xE10	ERRIIDR	None

This interface is accessible as follows:

RO

B.3.12 ERRDEVAFF, Device Affinity Register

For a group of error records that has affinity with a single PE or a group of PEs, ERRDEVAFF is a copy of MPIDR_EL1 or part of MPIDR_EL1:

- If the group of error records has affinity with a single PE, the affinity level is 0, then ERRDEVAFF reads the same value as MPIDR_EL1, and ERRDEVAFF.FOV reads-as-one to indicate affinity level 0.
- If the group of error records has affinity with a group of PEs, the affinity level is 1, 2, or 3, then parts of ERRDEVAFF reads the same value as parts of MPIDR_EL1, and the rest of ERRDEVAFF indicates the level.

For example, if the group of PEs is a subset of the PEs at affinity level 1 then all of the following are true:

- All the PEs in the group have the same values in MPIDR_EL1.{Aff3,Aff2}, and these values are equal to ERRDEVAFF.{Aff3,Aff2}.
- ERRDEVAFF.Aff1 is nonzero and not 0x80, and ERRDEVAFF.{Aff0,FOV} read-as-zero, to indicate at least affinity level 1. The subset of PEs at level 1 that the group of error records has affinity with is indicated by the least-significant set bit in ERRDEVAFF.Aff1. In this example, if ERRDEVAFF.Aff1[2:0] is 0b100, then the group of error records has affinity with the up-to 8 PEs that have MPIDR_EL1.Aff1[7:3] == ERRDEVAFF.Aff1[7:3].

Depending on the **IMPLEMENTATION DEFINED** nature of the system, it might be possible that ERRDEVAFF is read before system firmware has configured the group of error records or the PE or

group of PEs that the group of error records has affinity with. When this is the case, ERRDEVAFF reads as zero.

If RAS System Architecture v1.1 is not implemented then ERRDEVAFF can only describe a group of error records that is affine with a single PE or all the PEs at an affinity level.

Configurations

ERRDEVAFF is implemented only as part of a memory-mapped group of error records.

Attributes

Width

64

Component

Core RAS


Register offset

0xFA8

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-56: CORE_RAS_ERRDEVAFF bit assignments




Table B-116: ERRDEVAFF bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	Aff3	PE affinity level 3. The MPIDR_EL1.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}

Bits	Name	Description	Reset
[31]	FOV	Indicates that the ERRDEVAFF.Aff0 field is valid. 0b1 ERRDEVAFF.Aff0 is valid, and the PE affinity is at level 0.	0b1
[30]	U	Uniprocessor. The MPIDR_EL1.U field, viewed from the highest Exception level of the associated PE.	x
[29:25]	RES0	Reserved	RES0
[24]	MT	Multithreaded. The MPIDR_EL1.MT field, viewed from the highest Exception level of the associated PE.	x
[23:16]	Aff2	PE affinity level 2. The MPIDR_EL1.Aff2 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[15:8]	Aff1	PE affinity level 1. The MPIDR_EL1.Aff1 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[7:0]	Aff0	PE affinity level 0. The MPIDR_EL1.Aff0 field, viewed from the highest Exception level of the associated PE.	8 {x}

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFA8	ERRDEVAFF	None

This interface is accessible as follows:

RO

B.3.13 ERRDEVARCH, Device Architecture Register

Provides discovery information for the component.

Configurations

ERRDEVARCH is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFBC

Access type

RO

Reset value

0100	0111	0111	0001	0000	1010	0000	0000
31	27	23	19	15	11	7	3 0

Bit descriptions

Figure B-57: CORE_RAS_ERRDEVARCH bit assignments




Table B-118: ERRDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For RAS, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the ERRDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Revision. Defines the architecture revision of the component. 0b0001 RAS System Architecture, error record group v1.1. As 0b0000 and also: <ul style="list-style-type: none">• Simplifies ERR<n>STATUS.• Adds support for additional ERR<n>MISC<m> registers.• Adds support for the optional RAS Timestamp Extension.• Adds support for the optional Common Fault Injection Model Extension.	0b0001
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0000 RAS System Architecture, error record group v1.	0b0000
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA00 RAS System Architecture, error record group.	0xA00

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFBC	ERRDEVARCH	None

This interface is accessible as follows:

RO

B.3.14 ERRDEVID, Device Configuration Register

Provides discovery information for the component.

Configurations

ERRDEVID is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS


Register offset

0xFC8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-58: CORE_RAS_ERRDEVID bit assignments




Table B-120: ERRDEVID bit descriptions

Bits	Name	Description	Reset
[31:22]	RES0	Reserved	RES0
[21]	RAZ	Reserved	RAZ
[20]	RES0	Reserved	RES0
[19:16]	RAZ	Reserved	RAZ

Bits	Name	Description	Reset
[15:0]	NUM	Highest numbered index of the error records in this group, plus one. Each implemented record is owned by a node. A node might own multiple records. 0x0001 One record present.	0x0001

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFC8	ERRDEVID	None

This interface is accessible as follows:

RO

B.3.15 ERRPIDR4, Peripheral Identification Register 4

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR4 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-59: CORE_RAS_ERRPIDR4 bit assignments




Table B-122: ERRPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	<div>Size of the component.</div> <div>The distance from the start of the address space used by this component to the end of the component identification registers.</div> <div>A value of 0b0000 means one of the following is true:</div> <div><ul style="list-style-type: none">The component uses a single 4KB block.The component uses an IMPLEMENTATION DEFINED number of 4KB blocks.</div> <div>Any other value means the component occupies $2^{\text{ERRPIDR4.SIZE}}$ 4KB blocks.</div> <div>0b0000</div> <div>The component uses a single 4KB block</div>	0b0000
[3:0]	DES_2	<div>Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</div> <div>0b0100</div> <div>Arm Limited</div>	0b0100

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFD0	ERRPIDR4	None

This interface is accessible as follows:

RO

B.3.16 ERRPIDR0, Peripheral Identification Register 0

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFE0

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-60: CORE_RAS_ERRPIDR0 bit assignments




Table B-124: ERRPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	<div>Part number, bits [7:0].</div> <div>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</div> <div><ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 8 bits, ERRPIDR2.REVISION and ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ERRPIDR2.PART_2, ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 4 bits, ERRPIDR3.REVISION, available to define the revision of the component.</div> <div>0x8F</div> <div>Cortex-A320</div>	0x8F

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFE0	ERRPIDR0	None

This interface is accessible as follows:

RO

B.3.17 ERRPIDR1, Peripheral Identification Register 1

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFE4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-61: CORE_RAS_ERRPIDR1 bit assignments




Table B-126: ERRPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, JEP106 identification code, bits [3:0]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, bits [11:8]. The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number: <ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 8 bits, ERRPIDR2.REVISION and ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ERRPIDR2.PART_2, ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 4 bits, ERRPIDR3.REVISION, available to define the revision of the component. 0b1101 Cortex-A320	0b1101

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFE4	ERRPIDR1	None

This interface is accessible as follows:

RO

B.3.18 ERRPIDR2, Peripheral Identification Register 2

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFE8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-62: CORE_RAS_ERRPIDR2 bit assignments




Table B-128: ERRPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Component major revision. ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ERRPIDR3.REVAND should be set to 0b0000 when ERRPIDR2.REVISION is increased. 0b0000 rOp1	0b0000
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used. 0b1	0b1

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFE8	ERRPIDR2	None

This interface is accessible as follows:

RO

B.3.19 ERRPIDR3, Peripheral Identification Register 3

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFEC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-63: CORE_RAS_ERRPIDR3 bit assignments




Table B-130: ERRPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Component minor revision. ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ERRPIDR3.REVAND should be set to 0b0000 when ERRPIDR2.REVISION is increased. 0b0001 r0p1	0b0001
[3:0]	CMOD	Customer Modified. Indicates the component has been modified. A value of 0b0000 means the component is not modified from the original design. Any other value means the component has been modified in an IMPLEMENTATION DEFINED way. 0b0000 For any two components with the same Unique Component Identifier: <ul style="list-style-type: none">• If ERRPIDR3.CMOD is zero in both components, then the components are identical.• If ERRPIDR3.CMOD has the same nonzero value in both components, then this does not necessarily mean that they have the same modifications.• If ERRPIDR3.CMOD is nonzero in either component, the two components might not be identical despite having the same Unique Component Identifier.	0b0000

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFEC	ERRPIDR3	None

This interface is accessible as follows:

RO

B.3.20 ERRCIDR0, Component Identification Register 0

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-64: CORE_RAS_ERRCIDR0 bit assignments



Table B-132: ERRCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Component identification preamble, segment 0. 0x0D	0x0D

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFF0	ERRCIDR0	None

This interface is accessible as follows:

RO

B.3.21 ERRCIDR1, Component Identification Register 1

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFF4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1111	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-65: CORE_RAS_ERRCIDR1 bit assignments




Table B-134: ERRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1111 Generic peripheral with IMPLEMENTATION DEFINED register layout. Other values are defined by the CoreSight Architecture. This field reads as 0xF.	0b1111
[3:0]	PRMBL_1	Component identification preamble, segment 1. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFF4	ERRCIDR1	None

This interface is accessible as follows:

RO

B.3.22 ERRCIDR2, Component Identification Register 2

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS


Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-66: CORE_RAS_ERRCIDR2 bit assignments




Table B-136: ERRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Component identification preamble, segment 2. 0x05	0x05

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFF8	ERRCIDR2	None

This interface is accessible as follows:

RO

B.3.23 ERRCIDR3, Component Identification Register 3

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

Core RAS

Register offset

0xFFC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-67: CORE_RAS_ERRCIDR3 bit assignments




Table B-138: ERRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Component identification preamble, segment 3. 0xB1	0xB1

Accessibility

Component	Offset	Instance	Range
Core RAS	0xFFC	ERRCIDR3	None

This interface is accessible as follows:

RO

B.4 External Debug registers summary

The following summary table provides an overview of all memory-mapped Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-140: Debug registers summary

Offset	Name	Reset	Width	Description
0x020	EDESR	See individual bit resets.	32-bit	External Debug Event Status Register
0x024	EDECR	See individual bit resets.	32-bit	External Debug Execution Control Register
0x030	EDWAR	See individual bit resets.	64-bit	External Debug Watchpoint Address Register
0x080	DBGDTRRX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Receive
0x084	EDITR	See individual bit resets.	32-bit	External Debug Instruction Transfer Register
0x088	EDSCR	See individual bit resets.	32-bit	External Debug Status and Control Register
0x08C	DBGDTRTX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Transmit
0x090	EDRCR	See individual bit resets.	32-bit	External Debug Reserve Control Register
0x098	EDECCR	See individual bit resets.	32-bit	External Debug Exception Catch Control Register
0x300	OSLAR_EL1	See individual bit resets.	32-bit	OS Lock Access Register
0x310	EDPRCR	See individual bit resets.	32-bit	External Debug Power/Reset Control Register
0x314	EDPRSR	See individual bit resets.	32-bit	External Debug Processor Status Register
0x400	DBGBVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x408	DBGBCR0_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x410	DBGBVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x418	DBGBCR1_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x420	DBGBVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x428	DBGBCR2_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x430	DBGBVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x438	DBGBCR3_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x440	DBGBVR4_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x448	DBGBCR4_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x450	DBGBVR5_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x458	DBGBCR5_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers

Offset	Name	Reset	Width	Description
0x800	DBGWVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x808	DBGWCR0_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x810	DBGWVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x818	DBGWCR1_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x820	DBGWVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x828	DBGWCR2_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x830	DBGWVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x838	DBGWCR3_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0xD00	MIDR_EL1	0x410FD8F1	32-bit	Main ID Register
0xD20	EDPFR	See individual bit resets.	64-bit	External Debug Processor Feature Register
0xD28	EDDFR	See individual bit resets.	64-bit	External Debug Feature Register
0xD60	EDAA32PFR	See individual bit resets.	64-bit	External Debug Auxiliary Processor Feature Register
0xFA0	DBGCLAIMSET_EL1	See individual bit resets.	32-bit	Debug CLAIM Tag Set Register
0xFA4	DBGCLAIMCLR_EL1	0x00000000	32-bit	Debug CLAIM Tag Clear Register
0xFA8	EDDEVAFF0	See individual bit resets.	32-bit	External Debug Device Affinity register 0
0xFAC	EDDEVAFF1	See individual bit resets.	32-bit	External Debug Device Affinity register 1
0xFB0	EDLAR	See individual bit resets.	32-bit	External Debug Lock Access Register
0xFB4	EDLSR	See individual bit resets.	32-bit	External Debug Lock Status Register
0xFB8	DBGAUTHSTATUS_EL1	See individual bit resets.	32-bit	Debug Authentication Status Register
0xFBC	EDDEVARCH	0x47709A15	32-bit	External Debug Device Architecture Register
0xFC0	EDDEVID2	See individual bit resets.	32-bit	External Debug Device ID register 2
0xFC4	EDDEVID1	See individual bit resets.	32-bit	External Debug Device ID Register 1
0xFC8	EDDEVID	See individual bit resets.	32-bit	External Debug Device ID register 0
0xFCC	EDDEVTYPE	See individual bit resets.	32-bit	External Debug Device Type register
0xFD0	EDPIDR4	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 4
0xFE0	EDPIDR0	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 0
0xFE4	EDPIDR1	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 1
0xFE8	EDPIDR2	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 2
0xFEC	EDPIDR3	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 3
0xFF0	EDCIDR0	See individual bit resets.	32-bit	External Debug Component Identification Register 0
0xFF4	EDCIDR1	See individual bit resets.	32-bit	External Debug Component Identification Register 1
0xFF8	EDCIDR2	See individual bit resets.	32-bit	External Debug Component Identification Register 2
0xFFC	EDCIDR3	See individual bit resets.	32-bit	External Debug Component Identification Register 3

B.4.1 EDRCR, External Debug Reserve Control Register

This register is used to allow imprecise entry to Debug state and clear sticky bits in EDSCR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0x090

Access type

WO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-68: EXT_EDRCR bit assignments




Table B-141: EDRCR bit descriptions

Bits	Name	Description	Reset
[31:5]	RES0	Reserved	RES0
[4]	CBRRQ	Allow imprecise entry to Debug state. The actions on writing to this bit are: 0b0 No action. 0b1 Allow imprecise entry to Debug state, for example by canceling pending bus accesses. Setting this bit to 1 allows a debugger to request imprecise entry to Debug state. An External Debug Request debug event must be pending before the debugger sets this bit to 1. This feature is optional and implemented on Cortex-A320.	x

Bits	Name	Description	Reset
[3]	CSPA	Clear Sticky Pipeline Advance. This bit is used to clear the EDSCR.PipeAdv bit to 0. The actions on writing to this bit are: 0b0 No action. 0b1 Clear the EDSCR.PipeAdv bit to 0.	x
[2]	CSE	Clear Sticky Error. Used to clear the EDSCR cumulative error bits to 0. The actions on writing to this bit are: 0b0 No action. 0b1 Clear the EDSCR.{TXU, RXO, ERR} bits, and, if the PE is in Debug state, the EDSCR.ITO bit, to 0.	x
[1:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Debug	0x090	EDRCR	None

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered() or OSLockStatus()
ERROR

Otherwise
WO

B.4.2 EDPRCR, External Debug Power/Reset Control Register

Controls the PE functionality related to powerup, reset, and powerdown.

Configurations

CORENPDRQ is the only field that is mapped between the EDPRCR and DBGPRCR and DBGPRCR_EL1.

Attributes

Width

32

Component

Debug


Register offset

0x310

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-69: EXT_EDPRCR bit assignments



Table B-143: EDPRCR bit descriptions

Bits	Name	Description	Reset
[31:2]	RES0	Reserved	RES0
[1]	CWRR	<p>Warm reset request.</p> <p>The extent of the reset is IMPLEMENTATION DEFINED, but must be one of:</p> <ul style="list-style-type: none">The request is ignored.Only this PE is Warm reset.This PE and other components of the system, possibly including other PEs, are Warm reset. <p>Arm deprecates use of this bit, and recommends that implementations ignore the request.</p> <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>Request Warm reset.</p> <p>This field is in the Core power domain</p> <p>The PE ignores writes to this bit if any of the following are true:</p> <ul style="list-style-type: none">ExternalSecureInvasiveDebugEnabled() == FALSE and EL3 is implemented. <p>In an implementation that includes the recommended external debug interface, this bit drives the DBGSTREQ signal.</p> <p>When OSLockStatus()</p> <p>Access to this field is: RAZ/WI</p> <p>Otherwise</p> <p>Access to this field is: WO/RAZ</p>	0b0

Bits	Name	Description	Reset
[0]	CORENPDRQ	<p>Core no powerdown request. Requests emulation of powerdown.</p> <p>This request is typically passed to an external power controller. This means that whether a request causes powerup is dependent on the IMPLEMENTATION DEFINED nature of the system. The power controller must not allow the Core power domain to switch off while this bit is 1.</p> <p>0b0 If the system responds to a powerdown request, it powers down Core power domain.</p> <p>0b1 If the system responds to a powerdown request, it does not power down the Core power domain, but instead emulates a powerdown of that domain.</p> <p>When this bit reads as UNKNOWN, the PE ignores writes to this bit.</p> <p>This field is in the Core power domain, and permitted accesses to this field map to the DBGPRCR.CORENPDRQ and DBGPRCR_EL1.CORENPDRQ fields.</p> <p>In an implementation that includes the recommended external debug interface, this bit drives the DBGNOPWRDWN signal.</p> <p>It is IMPLEMENTATION DEFINED whether this bit is reset to the Cold reset value on exit from an IMPLEMENTATION DEFINED software-visible retention state. For more information about retention states, see <i>Core power domain power states</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>Note: Writes to this bit are not prohibited by the IMPLEMENTATION DEFINED authentication interface. This means that a debugger can request emulation of powerdown regardless of whether invasive debug is permitted.</p> <p>When OSLockStatus() Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: RW</p>	x ¹

Accessibility

On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.

Component	Offset	Instance	Range
Debug	0x310	EDPRCR	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RW

¹ On a Cold reset, if the powerup request is implemented and the powerup request has been asserted, this field is an **IMPLEMENTATION DEFINED** choice of 0 or 1. If the powerup request is not asserted, this field is set to 0.

B.4.3 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

External register MIDR_EL1 bits [31:0] are architecturally mapped to AArch64 System register [A.6.1 MIDR_EL1, Main ID Register](#) on page 311 bits [31:0].

Attributes

Width

32

Component

Debug


Register offset

0xD00

Access type

RO

Reset value



Bit descriptions

Figure B-70: EXT_MIDR_EL1 bit assignments




Table B-145: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[31:24]	Implementer	Indicates the implementer code. This value is: 0x41 Arm Limited	0x41
[23:20]	Variant	Indicates the major revision of the product. 0b0000 rOp1	0b0000
[19:16]	Architecture	Architecture version. 0b1111 Architectural features are individually identified in the ID_* registers.	0b1111

Bits	Name	Description	Reset
[15:4]	PartNum	Primary Part Number for the device. On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently. 0xD8F Cortex-A320	0xD8F
[3:0]	Revision	Indicates the minor revision of the product. 0b0001 r0p1	0b0001

Accessibility

Component	Offset	Instance	Range
Debug	0xD00	MIDR_EL1	None

This interface is accessible as follows:

When DoubleLockStatus() or !IsCorePowered()
ERROR

Otherwise
RO

B.4.4 EDPFR, External Debug Processor Feature Register

Provides information about implemented PE features.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width
64


Component
Debug

Register offset
0xD20

Access type
RO

Reset value

```
xxxx xxxx xxxx xxxx 0001 xxxx 0001 0001 xxxx xxxx 0001 0001 0001 0001 0001 0001
```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-71: EXT_EDPFR bit assignments




Table B-147: EDPFR bit descriptions

Bits	Name	Description	Reset
[63:48]	UNKNOWN	Reserved	UNKNOWN
[47:44]	AMU	Indicates support for Activity Monitors Extension. 0b0001 FEAT_AMUv1 is implemented.	0b0001
[43:40]	UNKNOWN	Reserved	UNKNOWN
[39:36]	SEL2	Secure EL2. 0b0001 Secure EL2 is implemented.	0b0001
[35:32]	SVE	Scalable Vector Extension. 0b0001 SVE is implemented.	0b0001
[31:28]	UNKNOWN	Reserved	UNKNOWN
[27:24]	GIC	System register GIC interface support. 0b0000 GIC CPU interface system registers not implemented. This value applies when the GICCDISABLE input is HIGH. 0b0011 System register interface to version 4.1 of the GIC CPU interface is supported. This value applies when the GICCDISABLE input is LOW.	The reset values can be the following: 0b0000, 0b0011, respective to the value.

Bits	Name	Description	Reset
[23:20]	AdvSIMD	Advanced SIMD. 0b0001 Advanced SIMD is implemented, including support for the following SIMD and SIMD operations: <ul style="list-style-type: none"> Integer byte, halfword, word and doubleword element operations. Half-precision, single-precision and double-precision floating-point arithmetic. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types. 	0b0001
[19:16]	FP	Floating-point. 0b0001 Floating-point is implemented, and includes support for: <ul style="list-style-type: none"> Half-precision, single-precision and double-precision floating-point types. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types. 	0b0001
[15:12]	EL3	AArch64 EL3 Exception level handling. 0b0001 EL3 can be executed in AArch64 state only.	0b0001
[11:8]	EL2	AArch64 EL2 Exception level handling. 0b0001 EL2 can be executed in AArch64 state only.	0b0001
[7:4]	EL1	AArch64 EL1 Exception level handling. 0b0001 EL1 can be executed in AArch64 state only.	0b0001
[3:0]	ELO	AArch64 ELO Exception level handling. 0b0001 ELO can be executed in AArch64 state only.	0b0001

Accessibility

Component	Offset	Instance	Range
Debug	0xD20	EDPFR	None

This interface is accessible as follows:

When IsCorePowered() and !DoubleLockStatus()

RO

When !IsCorePowered()

ERROR

Otherwise

ERROR

B.4.5 EDDFR, External Debug Feature Register

Provides top level information about the debug system.



Note

Debuggers must use EDDEVARCH to determine the Debug architecture version.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug

Register offset

0xD28

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	0001	xxxx	xxxx	0001	xxxx	0011	xxxx	0101	0111	0001	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-72: EXT_EDDFR bit assignments




Table B-149: EDDFR bit descriptions

Bits	Name	Description	Reset
[63:60]	UNKNOWN	Reserved	UNKNOWN
[59:56]	RES0	Reserved	RES0
[55:44]	UNKNOWN	Reserved	UNKNOWN
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. 0b0001 Armv8.4 Self-hosted Trace Extension is implemented.	0b0001
[39:32]	UNKNOWN	Reserved	UNKNOWN
[31:28]	CTX_CMPs	Number of context-aware breakpoints, minus 1. 0b0001 Two context-aware breakpoints are included	0b0001
[27:24]	RES0	Reserved	RES0
[23:20]	WRPs	Number of watchpoints, minus 1. 0b0011 Four watchpoints	0b0011
[19:16]	RES0	Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. 0b0101 Six breakpoints	0b0101
[11:8]	PMUVer	Performance Monitors Extension version. 0b0111 PMUv3 for Armv8.7.	0b0111
[7:4]	TraceVer	Trace support. Indicates whether System register interface to a trace unit is implemented. 0b0001 Trace unit System registers implemented.	0b0001
[3:0]	UNKNOWN	Reserved	UNKNOWN

Accessibility

Component	Offset	Instance	Range
Debug	0xD28	EDDFR	None

This interface is accessible as follows:

When IsCorePowered() and !DoubleLockStatus()
RO

When !IsCorePowered()
ERROR

Otherwise
ERROR

B.4.6 EDDEVARCH, External Debug Device Architecture Register

Identifies the programmers' model architecture of the external debug component.

Configurations

This register is available in all configurations.

Attributes

Width
32

Component
Debug

Register offset
0xFBC

Access type
RO

Reset value

0100	0111	0111	0000	1001	1010	0001	0101
31	27	23	19	15	11	7	3 0

Bit descriptions

Figure B-73: EXT_EDDEVARCH bit assignments




Table B-151: EDDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For External Debug, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the EDDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. For debug, the revision defined by Armv8 is 0x0. All other values are reserved. 0b0000	0b0000
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. Defined values are: 0b1001 Armv8.4 debug architecture, FEAT_Debugv8p4.	0b1001
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA15 Armv8-A debug architecture.	0xA15

Accessibility

Component	Offset	Instance	Range
Debug	0xFBC	EDDEVARCH	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.7 EDDEVID2, External Debug Device ID register 2

Reserved for future descriptions of features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0xFC0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-74: EXT_EDDEVID2 bit assignments




Table B-153: EDDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Debug	0xFC0	EDDEVID2	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.8 EDDEVID1, External Debug Device ID Register 1

Provides extra information for external debuggers about features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0xFC4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-75: EXT_EDDEVID1 bit assignments




Table B-155: EDDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	PCSROffset	Indicates the offset applied to PC samples returned by reads of EDPCSR. 0b0000 EDPCSR not implemented.	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFC4	EDDEVID1	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.9 EDDEVID, External Debug Device ID register 0

Provides extra information for external debuggers about features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xFC8

Access type

RO

Reset value

xxxx	0000	xxxx	xxxx	xxxx	xxxx	0001	0000
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-76: EXT_EDDEVID bit assignments




Table B-157: EDDEVID bit descriptions

Bits	Name	Description	Reset
[31:28]	RES0	Reserved	RES0
[27:24]	AuxRegs	Indicates support for Auxiliary registers. 0b0000 None supported.	0b0000
[23:8]	RES0	Reserved	RES0
[7:4]	DebugPower	Indicates support for the FEAT_DoPD feature. 0b0001 FEAT_DoPD implemented. All registers in the external debug interface register map are implemented in the Core power domain.	0b0001
[3:0]	PCSample	Indicates the level of PC Sample-based Profiling support using external debug registers. 0b0000 PC Sample-based Profiling Extension is not implemented in the external debug registers space.	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFC8	EDDEVID	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.10 EDDEVTYPE, External Debug Device Type register

Indicates to a debugger that this component is part of a PE's debug logic.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0xFCC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-77: EXT_EDDEVTTYPE bit assignments



Table B-159: EDDEVTTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Indicates this is a component within a PE. 0b0001	0b0001
[3:0]	MAJOR	Major type. Indicates this is a debug logic component. 0b0101	0b0101

Accessibility

Component	Offset	Instance	Range
Debug	0xFCC	EDDEVTTYPE	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.11 EDPIDR4, External Debug Peripheral Identification Register 4

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFD0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-78: EXT_EDPIDR4 bit assignments



Table B-161: EDPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
Debug	0xFD0	EDPIDR4	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.12 EDPIDR0, External Debug Peripheral Identification Register 0

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1000	1111
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-79: EXT_EDPIDR0 bit assignments




Table B-163: EDPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0x8F Cortex-A320	0x8F

Accessibility

Component	Offset	Instance	Range
Debug	0xFE0	EDPIDR0	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.13 EDPIDR1, External Debug Peripheral Identification Register 1

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFE4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-80: EXT_EDPIDR1 bit assignments




Table B-165: EDPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 Cortex-A320	0b1101

Accessibility

Component	Offset	Instance	Range
Debug	0xFE4	EDPIDR1	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise
RO

B.4.14 EDPIDR2, External Debug Peripheral Identification Register 2

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-81: EXT_EDPIDR2 bit assignments




Table B-167: EDPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0000 rOp1	0b0000
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
Debug	0xFE8	EDPIDR2	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.15 EDPIDR3, External Debug Peripheral Identification Register 3

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFEC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-82: EXT_EDPIDR3 bit assignments



Table B-169: EDPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using EDPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0001 rOp1	0b0001
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFEC	EDPIDR3	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.16 EDCIDR0, External Debug Component Identification Register 0

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-83: EXT_EDCIDR0 bit assignments




Table B-171: EDCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0x0D	0x0D

Accessibility

Component	Offset	Instance	Range
Debug	0xFF0	EDCIDR0	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.17 EDCIDR1, External Debug Component Identification Register 1

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1001	0000
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-84: EXT_EDCIDR1 bit assignments



Table B-173: EDCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFF4	EDCIDR1	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.18 EDCIDR2, External Debug Component Identification Register 2

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-85: EXT_EDCIDR2 bit assignments



Table B-175: EDCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0x05	0x05

Accessibility

Component	Offset	Instance	Range
Debug	0xFF8	EDCIDR2	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.4.19 EDCIDR3, External Debug Component Identification Register 3

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFFC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-86: EXT_EDCIDR3 bit assignments




Table B-177: EDCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0xB1	0xB1

Accessibility

Component	Offset	Instance	Range
Debug	0xFFC	EDCIDR3	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.5 External ETE registers summary

The following summary table provides an overview of all memory-mapped ETE registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-179: ETE registers summary

Offset	Name	Reset	Width	Description
0x004	TRCPRGCTLR	See individual bit resets.	32-bit	Trace Programming Control Register
0x00C	TRCSTATR	See individual bit resets.	32-bit	Trace Status Register
0x010	TRCCONFIGR	See individual bit resets.	32-bit	Trace Configuration Register
0x018	TRCAUXCTLR	See individual bit resets.	32-bit	Trace Auxiliary Control Register
0x020	TRCEVENTCTLOR	See individual bit resets.	32-bit	Trace Event Control 0 Register
0x024	TRCEVENTCTL1R	See individual bit resets.	32-bit	Trace Event Control 1 Register
0x028	TRCRSR	See individual bit resets.	32-bit	Trace Resources Status Register
0x02C	TRCSTALLCTLR	See individual bit resets.	32-bit	Trace Stall Control Register
0x030	TRCTSCTLR	See individual bit resets.	32-bit	Trace Timestamp Control Register
0x034	TRCSYNCPR	See individual bit resets.	32-bit	Trace Synchronization Period Register
0x038	TRCCCTLR	See individual bit resets.	32-bit	Trace Cycle Count Control Register
0x03C	TRCBBCTLR	See individual bit resets.	32-bit	Trace Branch Broadcast Control Register
0x040	TRCTRACEIDR	See individual bit resets.	32-bit	Trace ID Register
0x080	TRCVICTLR	See individual bit resets.	32-bit	Trace ViewInst Main Control Register
0x084	TRCVIICTLR	See individual bit resets.	32-bit	Trace ViewInst Include/Exclude Control Register
0x088	TRCVISSCTLR	See individual bit resets.	32-bit	Trace ViewInst Start/Stop Control Register

Offset	Name	Reset	Width	Description
0x100	TRCSEQEVRO	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x104	TRCSEQEVR1	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x108	TRCSEQEVR2	See individual bit resets.	32-bit	Trace Sequencer State Transition Control Register <n>
0x118	TRCSEQRSTEVRO	See individual bit resets.	32-bit	Trace Sequencer Reset Control Register
0x11C	TRCSEQSTR	See individual bit resets.	32-bit	Trace Sequencer State Register
0x120	TRCEXTINSELRO	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x124	TRCEXTINSELR1	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x128	TRCEXTINSELR2	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x12C	TRCEXTINSELR3	See individual bit resets.	32-bit	Trace External Input Select Register <n>
0x140	TRCCNTRLDVRO	See individual bit resets.	32-bit	Trace Counter Reload Value Register <n>
0x144	TRCCNTRLDVR1	See individual bit resets.	32-bit	Trace Counter Reload Value Register <n>
0x150	TRCCNTCTLRO	See individual bit resets.	32-bit	Trace Counter Control Register <n>
0x154	TRCCNTCTLR1	See individual bit resets.	32-bit	Trace Counter Control Register <n>
0x160	TRCCNTVRO	See individual bit resets.	32-bit	Trace Counter Value Register <n>
0x164	TRCCNTVR1	See individual bit resets.	32-bit	Trace Counter Value Register <n>
0x180	TRCIDR8	0x00000000	32-bit	Trace ID Register 8
0x184	TRCIDR9	See individual bit resets.	32-bit	Trace ID Register 9
0x188	TRCIDR10	See individual bit resets.	32-bit	Trace ID Register 10
0x18C	TRCIDR11	See individual bit resets.	32-bit	Trace ID Register 11
0x190	TRCIDR12	See individual bit resets.	32-bit	Trace ID Register 12
0x194	TRCIDR13	See individual bit resets.	32-bit	Trace ID Register 13
0x1C0	TRCIMSPECO	See individual bit resets.	32-bit	Trace IMP DEF Register 0
0x1E0	TRCIDR0	See individual bit resets.	32-bit	Trace ID Register 0
0x1E4	TRCIDR1	See individual bit resets.	32-bit	Trace ID Register 1
0x1E8	TRCIDR2	See individual bit resets.	32-bit	Trace ID Register 2
0x1EC	TRCIDR3	See individual bit resets.	32-bit	Trace ID Register 3
0x1F0	TRCIDR4	See individual bit resets.	32-bit	Trace ID Register 4
0x1F4	TRCIDR5	See individual bit resets.	32-bit	Trace ID Register 5
0x1F8	TRCIDR6	See individual bit resets.	32-bit	Trace ID Register 6
0x1FC	TRCIDR7	See individual bit resets.	32-bit	Trace ID Register 7
0x208	TRCRSCTLR2	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x20C	TRCRSCTLR3	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x210	TRCRSCTLR4	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x214	TRCRSCTLR5	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x218	TRCRSCTLR6	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x21C	TRCRSCTLR7	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x220	TRCRSCTLR8	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x224	TRCRSCTLR9	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x228	TRCRSCTLR10	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x22C	TRCRSCTLR11	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>

Offset	Name	Reset	Width	Description
0x230	TRCRSCTLR12	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x234	TRCRSCTLR13	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x238	TRCRSCTLR14	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x23C	TRCRSCTLR15	See individual bit resets.	32-bit	Trace Resource Selection Control Register <n>
0x280	TRCSSCCR0	See individual bit resets.	32-bit	Trace Single-shot Comparator Control Register <n>
0x2A0	TRCSSCSR0	See individual bit resets.	32-bit	Trace Single-shot Comparator Control Status Register <n>
0x304	TRCOSLSR	See individual bit resets.	32-bit	Trace OS Lock Status Register
0x310	TRCPDCR	See individual bit resets.	32-bit	Trace PowerDown Control Register
0x314	TRCPDSR	See individual bit resets.	32-bit	Trace PowerDown Status Register
0x400	TRCACVR0	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x408	TRCACVR1	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x410	TRCACVR2	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x418	TRCACVR3	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x420	TRCACVR4	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x428	TRCACVR5	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x430	TRCACVR6	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x438	TRCACVR7	See individual bit resets.	64-bit	Trace Address Comparator Value Register <n>
0x480	TRCACATR0	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x488	TRCACATR1	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x490	TRCACATR2	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x498	TRCACATR3	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4A0	TRCACATR4	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4A8	TRCACATR5	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4B0	TRCACATR6	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x4B8	TRCACATR7	See individual bit resets.	64-bit	Trace Address Comparator Access Type Register <n>
0x600	TRCCIDCVR0	See individual bit resets.	64-bit	Trace Context Identifier Comparator Value Registers <n>
0x640	TRCVMIDCVR0	See individual bit resets.	64-bit	Trace Virtual Context Identifier Comparator Value Register <n>
0x680	TRCCIDCCTLRO	See individual bit resets.	32-bit	Trace Context Identifier Comparator Control Register 0
0x688	TRCVMIDCCTLRO	See individual bit resets.	32-bit	Trace Virtual Context Identifier Comparator Control Register 0
0xEE4	TRCITATBIDR	See individual bit resets.	32-bit	Trace Intergration ATB Identification Register
0xEEC	TRCITATBDATAR	See individual bit resets.	32-bit	Trace Integration Test ATB Data Register 0
0xEF4	TRCITATBINR	See individual bit resets.	32-bit	Trace Integration ATB In Register
0xEFC	TRCITATBOUTr	See individual bit resets.	32-bit	Trace Integration ATB Out Register
0xF00	TRCITCTRL	See individual bit resets.	32-bit	Trace Integration Mode Control Register
0xFA0	TRCCLAIMSET	0x0000000F	32-bit	Trace Claim Tag Set Register
0xFA4	TRCCLAIMCLR	0x00000000	32-bit	Trace Claim Tag Clear Register
0xFA8	TRCDEVAFF	See individual bit resets.	64-bit	Trace Device Affinity Register
0xFB4	TRCLSR	See individual bit resets.	32-bit	Trace Lock Status Register
0xFB8	TRCAUTHSTATUS	See individual bit resets.	32-bit	Trace Authentication Status Register
0xFBC	TRCDEVARCH	0x47715A13	32-bit	Trace Device Architecture Register

Offset	Name	Reset	Width	Description
0xFC0	TRCDEVID2	See individual bit resets.	32-bit	Trace Device Configuration Register 2
0xFC4	TRCDEVID1	See individual bit resets.	32-bit	Trace Device Configuration Register 1
0xFC8	TRCDEVID	See individual bit resets.	32-bit	Trace Device Configuration Register
0xFCC	TRCDEVTYPE	See individual bit resets.	32-bit	Trace Device Type Register
0xFD0	TRCPIDR4	See individual bit resets.	32-bit	Trace Peripheral Identification Register 4
0xFD4	TRCPIDR5	See individual bit resets.	32-bit	Trace Peripheral Identification Register 5
0xFD8	TRCPIDR6	See individual bit resets.	32-bit	Trace Peripheral Identification Register 6
0xFDC	TRCPIDR7	See individual bit resets.	32-bit	Trace Peripheral Identification Register 7
0xFE0	TRCPIDR0	See individual bit resets.	32-bit	Trace Peripheral Identification Register 0
0xFE4	TRCPIDR1	See individual bit resets.	32-bit	Trace Peripheral Identification Register 1
0xFE8	TRCPIDR2	See individual bit resets.	32-bit	Trace Peripheral Identification Register 2
0xFEC	TRCPIDR3	See individual bit resets.	32-bit	Trace Peripheral Identification Register 3
0xFF0	TRCCIDR0	See individual bit resets.	32-bit	Trace Component Identification Register 0
0xFF4	TRCCIDR1	See individual bit resets.	32-bit	Trace Component Identification Register 1
0xFF8	TRCCIDR2	See individual bit resets.	32-bit	Trace Component Identification Register 2
0xFFC	TRCCIDR3	See individual bit resets.	32-bit	Trace Component Identification Register 3

B.5.1 TRCAUXCTLR, Trace Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

External register TRCAUXCTLR bits [31:0] are architecturally mapped to AArch64 System register [A.14.8 TRCAUXCTLR, Trace Auxiliary Control Register](#) on page 444 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x018

Access type

RW

Reset value

```

xxxx  xxxx  xxxx  xxxx  xxxx  xxxx  xxxx  xxxx
|    |    |    |    |    |    |    |
31   27   23   19   15   11   7     3     0

```




Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-87: EXT_TRCAUXCTLR bit assignments




Table B-180: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the **IMPLEMENTATION DEFINED** support for this register.

Component	Offset	Instance	Range
ETE	0x018	TRCAUXCTLR	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise

RW

B.5.2 TRCIDR8, Trace ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations

External register TRCIDR8 bits [31:0] are architecturally mapped to AArch64 System register [A.14.1 TRCIDR8, Trace ID Register 8](#) on page 432 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x180

Access type

RO

Reset value



Bit descriptions

Figure B-88: EXT_TRCIDR8 bit assignments




Table B-182: TRCIDR8 bit descriptions

Bits	Name	Description	Reset
[31:0]	MAXSPEC	Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time. 0x00000000	0x00000000

Accessibility

Component	Offset	Instance	Range
ETE	0x180	TRCIDR8	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.3 TRCIDR9, Trace ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR9 bits [31:0] are architecturally mapped to AArch64 System register A.14.3 TRCIDR9, Trace ID Register 9 on page 436 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0x184

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-89: EXT_TRCIDR9 bit assignments




Table B-184: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x184	TRCIDR9	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.4 TRCIDR10, Trace ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR10 bits [31:0] are architecturally mapped to AArch64 System register [A.14.4 TRCIDR10, Trace ID Register 10](#) on page 438 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x188

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-90: EXT_TRCIDR10 bit assignments



Table B-186: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x188	TRCIDR10	None

This interface is accessible as follows:

When `OSLockStatus()` or `!IsTraceCorePowered()`
ERROR
Otherwise
RO

B.5.5 TRCIDR11, Trace ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR11 bits [31:0] are architecturally mapped to AArch64 System register [A.14.5 TRCIDR11, Trace ID Register 11](#) on page 439 bits [31:0].

Attributes

Width
32
Component
ETE
Register offset
0x18C
Access type
RO
Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-91: EXT_TRCIDR11 bit assignments



Table B-188: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x18C	TRCIDR11	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.6 TRCIDR12, Trace ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR12 bits [31:0] are architecturally mapped to AArch64 System register [A.14.6 TRCIDR12, Trace ID Register 12](#) on page 441 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x190

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-92: EXT_TRCIDR12 bit assignments




Table B-190: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x190	TRCIDR12	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.7 TRCIDR13, Trace ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR13 bits [31:0] are architecturally mapped to AArch64 System register [A.14.7 TRCIDR13, Trace ID Register 13](#) on page 443 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset


0x194

Access type

RO

Reset value





Bit descriptions

Figure B-93: EXT_TRCIDR13 bit assignments




Table B-192: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x194	TRCIDR13	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.8 TRCIMSPECO, Trace IMP DEF Register 0

TRCIMSPECO shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

External register TRCIMSPECO bits [31:0] are architecturally mapped to AArch64 System register [A.14.2 TRCIMSPECO, Trace IMP DEF Register 0](#) on page 433 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1C0

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-94: EXT_TRCIMSPECO bit assignments



Table B-194: TRCIMSPECO bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	SUPPORT	Indicates whether the implementation supports IMPLEMENTATION DEFINED features. 0b0000 No IMPLEMENTATION DEFINED features are supported.	0b0000

Accessibility

Component	Offset	Instance	Range
ETE	0x1C0	TRCIMSPECO	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise

RW

B.5.9 TRCIDR0, Trace ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR0 bits [31:0] are architecturally mapped to AArch64 System register [A.14.9 TRCIDR0, Trace ID Register 0](#) on page 447 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1E0

Access type

RO

Reset value

x010	1000	1xxx	xxx0	00xx	111x	1010	000x
31	27	23	19	15	11	7	3



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-95: EXT_TRCIDR0 bit assignments




Table B-196: TRCIDR0 bit descriptions

Bits	Name	Description	Reset
[31]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[30]	COMMTRANS	Transaction Start element behavior. 0b0 Transaction Start elements are P0 elements.	0b0
[29]	COMMOPT	Indicates the contents and encodings of Cycle count packets. 0b1 Commit mode 1. The Commit mode defines the contents and encodings of Cycle Count packets, in particular how Commit elements are indicated by these packets. See the descriptions of these packets for more details. Access to this field is: RAO/WI	0b1
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value. 0b01000 Global timestamping implemented with a 64-bit timestamp value.	0b01000
[23]	TSMARK	Indicates whether Timestamp Marker elements are generated. 0b1 Timestamp Marker elements are generated.	0b1
[22:17]	RES0	Reserved	RES0
[16:15]	QSUPP	Indicates that the trace unit implements Q element support. 0b00 Q element support is not implemented.	0b00
[14]	QFILT	Indicates if the trace unit implements Q element filtering. 0b0 Q element filtering is not implemented.	0b0
[13:12]	RES0	Reserved	RES0
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented. 0b11 The trace unit supports 4 ETEEvents.	0b11
[9]	RETSTACK	Indicates if the trace unit supports the return stack. 0b1 Return stack implemented.	0b1
[8]	RES0	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting. 0b1 Cycle counting implemented.	0b1
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b0 Conditional instruction tracing not implemented.	0b0
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting. 0b1 Branch broadcasting implemented.	0b1

Bits	Name	Description	Reset
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Tracing of data addresses and data values is not implemented.	0b00
[2:1]	INSTPO	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Load and store instructions are not PO instructions.	0b00
[0]	RES1	Reserved	RES1

Accessibility

Component	Offset	Instance	Range
ETE	0x1E0	TRCIDR0	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.10 TRCIDR1, Trace ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR1 bits [31:0] are architecturally mapped to AArch64 System register [A.14.10 TRCIDR1, Trace ID Register 1](#) on page 450 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1E4

Access type
RO

Reset value

0100	0001	xxxx	xxxx	xxxx	1111	1111	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-96: EXT_TRCIDR1 bit assignments




Table B-198: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as MIDR_EL1.Implementer. 0x41 Arm Limited	0x41
[23:16]	RES0	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version. 0b1111 If both TRCIDR1.TRCARCHMAJ and TRCIDR1.TRCARCHMIN == 0xF then refer to TRCDEVARCH.	0b1111
[7:4]	TRCARCHMIN	Minor architecture version. 0b1111 If both TRCIDR1.TRCARCHMAJ and TRCIDR1.TRCARCHMIN == 0xF then refer to TRCDEVARCH.	0b1111
[3:0]	REVISION	Implementation revision. Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace unit. Arm deprecates any use of this field and recommends that implementations set this field to zero. 0b0000 Revision 0	0b0000

Accessibility

Component	Offset	Instance	Range
ETE	0x1E4	TRCIDR1	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise
RO

B.5.11 TRCIDR2, Trace ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR2 bits [31:0] are architecturally mapped to AArch64 System register [A.14.11 TRCIDR2, Trace ID Register 2](#) on page 452 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1E8

Access type
RO

Reset value

1100	000x	xxxx	xxxx	x001	0000	1000	1000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-97: EXT_TRCIDR2 bit assignments




Table B-200: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31]	WFXMODE	Indicates whether WFI, WFIT, WFE, and WFET instructions are classified as PO instructions: 0b1 WFI, WFIT, WFE, and WFET instructions are classified as PO instructions.	0b1
[30:29]	VMIDOPT	Indicates the options for Virtual context identifier selection. 0b10 Virtual context identifier selection not supported. TRCCONFIGR.VMIDOPT is RES1 .	0b10
[28:25]	CCSIZE	Indicates the size of the cycle counter. 0b0000 The cycle counter is 12 bits in length.	0b0000
[24:15]	RES0	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size. 0b00100 32-bit Virtual context identifier size.	0b00100
[9:5]	CIDSIZE	Indicates the Context identifier size. 0b00100 32-bit Context identifier size.	0b00100
[4:0]	IASIZE	Virtual instruction address size. 0b01000 Maximum of 64-bit instruction address size.	0b01000

Accessibility

Component	Offset	Instance	Range
ETE	0x1E8	TRCIDR2	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.12 TRCIDR3, Trace ID Register 3

Returns the base architecture of the trace unit.

Configurations

External register TRCIDR3 bits [31:0] are architecturally mapped to AArch64 System register [A.14.12 TRCIDR3, Trace ID Register 3](#) on page 454 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1EC

Access type
RO

Reset value

0000	1101	x111	1111	xx00	0000	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-98: EXT_TRCIDR3 bit assignments




Table B-202: TRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented. 0b0 Overflow prevention is not implemented.	0b0
[27]	SYSSTALL	Indicates if stalling of the PE is permitted. 0b1 Stalling of the PE is permitted.	0b1

Bits	Name	Description	Reset
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE. 0b1 Stalling of the PE is implemented.	0b1
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period. 0b0 TRCSYNCPR is read/write so software can change the synchronization period.	0b0
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented. 0b1 Forced tracing of System Error exceptions is implemented.	0b1
[23]	RES0	Reserved	RES0
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 is implemented. 0b1 Non-secure EL2 is implemented.	0b1
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 is implemented. 0b1 Non-secure EL1 is implemented.	0b1
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure ELO is implemented. 0b1 Non-secure ELO is implemented.	0b1
[19]	EXLEVEL_S_EL3	Indicates if EL3 is implemented. 0b1 EL3 is implemented.	0b1
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 is implemented. 0b1 Secure EL2 is implemented.	0b1
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 is implemented. 0b1 Secure EL1 is implemented.	0b1
[16]	EXLEVEL_S_ELO	Indicates if Secure ELO is implemented. 0b1 Secure ELO is implemented.	0b1
[15:14]	RES0	Reserved	RES0
[13:12, 30:28]	NUMPROC	Indicates the number of PEs available for tracing. 0b00000 The trace unit can trace one PE.	0b00000
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in TRCCCCTLR.THRESHOLD. 0x004 The minimum value that can be programmed in TRCCCCTLR.THRESHOLD.	0x004

Accessibility

Component	Offset	Instance	Range
ETE	0x1EC	TRCIDR3	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.13 TRCIDR4, Trace ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR4 bits [31:0] are architecturally mapped to AArch64 System register [A.14.13 TRCIDR4, Trace ID Register 4](#) on page 457 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1F0

Access type
RO

Reset value

0001	0001	0001	0111	0000	xxx0	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-99: EXT_TRCIDR4 bit assignments




Table B-204: TRCIDR4 bit descriptions

Bits	Name	Description	Reset
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing. 0b0001 The implementation has one Virtual Context Identifier Comparator.	0b0001
[27:24]	NUMCIDC	Indicates the number of Context Identifier Comparators that are available for tracing. 0b0001 The implementation has one Context Identifier Comparator.	0b0001
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing. 0b0001 The implementation has one Single-shot Comparator Control.	0b0001
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing. 0b0111 The implementation has eight resource selector pairs.	0b0111
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing. 0b0000 The implementation has zero PE Comparator Inputs.	0b0000
[11:9]	RES0	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0 Data address comparisons not implemented.	0b0
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0000 The implementation has zero data value comparators.	0b0000
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing. 0b0100 The implementation has four Address Comparator pairs.	0b0100

Accessibility

Component	Offset	Instance	Range
ETE	0x1F0	TRCIDR4	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.14 TRCIDR5, Trace ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations
External register TRCIDR5 bits [31:0] are architecturally mapped to AArch64 System register [A.14.14 TRCIDR5, Trace ID Register 5](#) on page 459 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1F4

Access type
RO

Reset value

x010	100x	1100	0111	xxxx	1001	1111	1111
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-100: EXT_TRCIDR5 bit assignments




Table B-206: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[31]	RES0	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing. 0b010 The implementation has two Counters.	0b010
[27:25]	NUMSEQSTATE	Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented. 0b100 Four Sequencer states are implemented.	0b100
[24]	RES0	Reserved	RES0
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode. 0b1 The trace unit supports Low-power Override Mode.	0b1
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers. 0b1 The implementation supports ATB triggers.	0b1
[21:16]	TRACEIDSIZE	Indicates the trace ID width. 0b000111 The implementation supports a 7-bit trace ID.	0b000111
[15:12]	RES0	Reserved	RES0
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented. 0b100 The implementation has four External Input Selector resources.	0b100
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented. 0b11111111 Unified PMU event selection.	0b11111111

Accessibility

Component	Offset	Instance	Range
ETE	0x1F4	TRCIDR5	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.15 TRCIDR6, Trace ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR6 bits [31:0] are architecturally mapped to AArch64 System register [A.14.15 TRCIDR6, Trace ID Register 6](#) on page 462 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1F8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-101: EXT_TRCIDR6 bit assignments




Table B-208: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[31:3]	RES0	Reserved	RES0
[2]	EXLEVEL_RL_EL2	Indicates if Realm EL2 is implemented. 0b0 Realm EL2 is not implemented.	0b0
[1]	EXLEVEL_RL_EL1	Indicates if Realm EL1 is implemented. 0b0 Realm EL1 is not implemented.	0b0
[0]	EXLEVEL_RL_ELO	Indicates if Realm ELO is implemented. 0b0 Realm ELO is not implemented.	0b0

Accessibility

Component	Offset	Instance	Range
ETE	0x1F8	TRCIDR6	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
 ERROR

Otherwise
 RO

B.5.16 TRCIDR7, Trace ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR7 bits [31:0] are architecturally mapped to AArch64 System register [A.14.16 TRCIDR7, Trace ID Register 7](#) on page 463 bits [31:0].

Attributes


Width
 32

Component
 ETE

Register offset
 0x1FC

Access type
 RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-102: EXT_TRCIDR7 bit assignments




Table B-210: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x1FC	TRCIDR7	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.17 TRCITATBIDR, Trace Intergration ATB Identification Register

Controls the ATIDM[6:0] signals when TRCITCTRL.IME is set.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xEE4

Access type

WO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-103: EXT_TRCITATBIDR bit assignments




Table B-212: TRCITATBIDR bit descriptions

Bits	Name	Description	Reset
[31:7]	RES0	Reserved	RES0
[6:0]	TRACEID	Trace ID field. Sets the trace ID value for instruction trace. The width of the field is indicated by the value of TRCIDR5.TRACEIDSIZE. Unimplemented bits are RES0 . If an implementation supports AMBA ATB, then: <ul style="list-style-type: none">The width of the field is 7 bits.Writing a reserved trace ID value does not affect behavior of the trace unit but it might cause UNPREDICTABLE behavior of the trace capture infrastructure. See the AMBA ATB Protocol Specification for information about which ATID values are reserved.	7 {x}

Accessibility

External debugger accesses to this register are **IMPLEMENTATION DEFINED** when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xEE4	TRCITATBIDR	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()
ERROR
Otherwise
WO

B.5.18 TRCITATBDATAR, Trace Integration Test ATB Data Register 0

Controls signal outputs when TRCITCTRL.IME is set.

Configurations

This register is available in all configurations.

Attributes

Width
32

Component
ETE

Register offset
0xEEC

Access type
WO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-104: EXT_TRCITATBDATAR bit assignments



Table B-214: TRCITATBDATAR bit descriptions

Bits	Name	Description	Reset
[31:6]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[5:0]	ATDATAM	Drives the ATDATAM	6 {x}

Accessibility

External debugger accesses to this register are **IMPLEMENTATION DEFINED** when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xEEC	TRCITATBDATAR	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise

WO

B.5.19 TRCITATBINR, Trace Integration ATB In Register

The TRCITIATBINR bit values always correspond to the physical state of the input pins.The TRCITIATBINR reads the state of the input pins.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xEF4

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-105: EXT_TRCITATBINR bit assignments




Table B-216: TRCITATBINR bit descriptions

Bits	Name	Description	Reset
[31:2]	RES0	Reserved	RES0
[1]	AFVALIDM	Returns the value of the AFVALIDMI input pin. 0b0 Input pin is LOW, the corresponding register bit is 0. 0b1 Input pin is HIGH, the corresponding register bit is 1.	x
[0]	ATREADYM	Returns the value of the ATREADYMI input pin. 0b0 Input pin is LOW, the corresponding register bit is 0. 0b1 Input pin is HIGH, the corresponding register bit is 1.	x

Accessibility

External debugger accesses to this register are **IMPLEMENTATION DEFINED** when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xEF4	TRCITATBINR	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.20 TRCITATBOUTR, Trace Integration ATB Out Register

The TRCITIATBOUTR sets the state of the output pins.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xEFC

Access type

WO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-106: EXT_TRCITATBOUTR bit assignments



Table B-218: TRCITATBOUTR bit descriptions

Bits	Name	Description	Reset
[31:2]	RES0	Reserved	RES0
[1]	AFREADY	Drives the AFREADYMI output pin.	x
[0]	ATVALID	Drives the ATVALIDMI output pin.	x

Accessibility

External debugger accesses to this register are **IMPLEMENTATION DEFINED** when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xEFC	TRCITATBOUTR	None

This interface is accessible as follows:

When `OSLockStatus()`, or `!AllowExternalTraceAccess()` or `!IsTraceCorePowered()`
ERROR

Otherwise
WO

B.5.21 TRCITCTRL, Trace Integration Mode Control Register

A component can use TRCITCTRL to dynamically switch between functional mode and integration mode. In integration mode, topology detection is enabled. After switching to integration mode and performing integration tests or topology detection, reset the system to ensure correct behavior of CoreSight and other connected system components.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes


Width
32

Component
ETE

Register offset
0xF00

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-107: EXT_TRCITCTRL bit assignments




Table B-220: TRCITCTRL bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0
[0]	IME	Integration Mode Enable. 0b0 Component functional mode. 0b1 Component integration mode. Support for topology detection and integration testing is enabled.	x

Accessibility

External debugger accesses to this register are **IMPLEMENTATION DEFINED** when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xF00	TRCITCTRL	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise

RW

B.5.22 TRCCLAIMSET, Trace Claim Tag Set Register

In conjunction with TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

The number of claim tag bits implemented is **IMPLEMENTATION DEFINED**. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as 0b1111.

External register TRCCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register [A.14.18 TRCCLAIMSET, Trace Claim Tag Set Register](#) on page 467 bits [31:0].

Attributes

Width

32

Component


ETE

Register offset

0xFA0

Access type
RW

Reset value



Bit descriptions

Figure B-108: EXT_TRCCLAIMSET bit assignments




Table B-222: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3:0]	SET[<m>], bit[m], where m = 3 to 0	<div>Claim Tag Set. Indicates whether Claim Tag bit <m> is implemented, and is used to set Claim Tag bit <m> to 1.</div> <div>0b0<div>On a read: Claim Tag bit <m> is not implemented.</div><div>On a write: Ignored.</div></div> <div>0b1<div>On a read: Claim Tag bit <m> is implemented.</div><div>On a write: Set Claim Tag bit <m> to 1.</div></div>	0b1111

Accessibility

Component	Offset	Instance	Range
ETE	0xFA0	TRCCLAIMSET	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RW

B.5.23 TRCCLAIMCLR, Trace Claim Tag Clear Register

In conjunction with TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCCLAIMCLR bits [31:0] are architecturally mapped to AArch64 System register [A.14.19 TRCCLAIMCLR, Trace Claim Tag Clear Register](#) on page 470 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0xFA4

Access type

RW

Reset value



Bit descriptions

Figure B-109: EXT_TRCCLAIMCLR bit assignments




Table B-224: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI

Bits	Name	Description	Reset
[3:0]	CLR[<m>], bit[m], where m = 3 to 0	<div>Claim Tag Clear. Indicates the current status of Claim Tag bit <m>, and is used to clear Claim Tag bit <m> to 0.</div> <div>0b0<div>On a read: Claim Tag bit <m> is not set.</div><div>On a write: Ignored.</div></div> <div>0b1<div>On a read: Claim Tag bit <m> is set.</div><div>On a write: Clear Claim tag bit <m> to 0.</div></div>	0b0000

Accessibility

Component	Offset	Instance	Range
ETE	0xFA4	TRCCLAIMCLR	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RW

B.5.24 TRCDEVARCH, Trace Device Architecture Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCDEVARCH bits [31:0] are architecturally mapped to AArch64 System register [A.14.20 TRCDEVARCH, Trace Device Architecture Register](#) on page 472 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0xFBC

Access type
RO

Reset value



Bit descriptions

Figure B-110: EXT_TRCDEVARCH bit assignments




Table B-226: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For Trace, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the TRCDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Revision. Defines the architecture revision of the component. 0b0001 ETEv1.1, FEAT_ETEv1p1.	0b0001
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0101 ETEv1.	0b0101
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA13 Arm PE trace architecture.	0xA13

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFBC	TRCDEVARCH	None

This interface is accessible as follows:

When **!IsTraceCorePowered()**

ERROR

Otherwise
RO

B.5.25 TRCDEVID2, Trace Device Configuration Register 2

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width
32

Component
ETE

Register offset
0xFC0

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-111: EXT_TRCDEVID2 bit assignments




Table B-228: TRCDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC0	TRCDEVID2	None

This interface is accessible as follows:

When **!IsTraceCorePowered()**

ERROR

Otherwise

RO

B.5.26 TRCDEVID1, Trace Device Configuration Register 1

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFC4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-112: EXT_TRCDEVID1 bit assignments




Table B-230: TRCDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC4	TRCDEVID1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.27 TRCDEVID, Trace Device Configuration Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCDEVID bits [31:0] are architecturally mapped to AArch64 System register [A.14.17 TRCDEVID, Trace Device Configuration Register](#) on page 465 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0xFC8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-113: EXT_TRCDEVID bit assignments




Table B-232: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC8	TRCDEVID	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.28 TRCDEVTYPE, Trace Device Type Register

Provides discovery information for the component. If the part number field is not recognized, a debugger can report the information that is provided by TRCDEVTYPE about the component instead.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFCC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-114: EXT_TRCDEVTYPE bit assignments



Table B-234: TRCDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Component sub-type. 0b0001 When MAJOR == 0x3 (Trace source): Associated with a PE. This field reads as 0x1.	0b0001
[3:0]	MAJOR	Component major type. 0b0011 Trace source. Other values are defined by the CoreSight Architecture. This field reads as 0x3.	0b0011

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFCC	TRCDEVTYPE	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.29 TRCPIDR4, Trace Peripheral Identification Register 4

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-115: EXT_TRCPIDR4 bit assignments




Table B-236: TRCPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. 0b0000 The component uses a single 4KB block	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code. JEP106 identification and continuation codes, which are stored as follows: <ul style="list-style-type: none">TRCPIDR1.DES_0: JEP106 identification code bits[3:0].TRCPIDR2.DES_1: JEP106 identification code bits[6:4].TRCPIDR4.DES_2: JEP106 continuation code. These codes indicate the designer of the component and not the implementer, except where the two are the same. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . A JEDEC code takes the following form: <ul style="list-style-type: none">A sequence of zero or more numbers, all having the value 0x7F.A following 8-bit number, that is not 0x7F, and where bit[7] is an odd parity bit. The parity bit in the JEP106 identification code is not included. 0b0100 Arm Limited	0b0100

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD0	TRCPIDR4	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.30 TRCPIDR5, Trace Peripheral Identification Register 5

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width
32

Component
ETE

Register offset
0xFD4

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-116: EXT_TRCPIDR5 bit assignments



Table B-238: TRCPIDR5 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD4	TRCPIDR5	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.31 TRCPIDR6, Trace Peripheral Identification Register 6

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-117: EXT_TRCPIDR6 bit assignments




Table B-240: TRCPIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD8	TRCPIDR6	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.32 TRCPIDR7, Trace Peripheral Identification Register 7

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFDC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-118: EXT_TRCPIDR7 bit assignments




Table B-242: TRCPIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFDC	TRCPIDR7	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.33 TRCPIDR0, Trace Peripheral Identification Register 0

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-119: EXT_TRCPIDR0 bit assignments



Table B-244: TRCPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, bits [7:0]. The part number is selected by the designer of the component, and is stored in TRCPIDR1.PART_1 and TRCPIDR0.PART_0. 0x8F Cortex-A320	0x8F

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE0	TRCPIDR0	None

This interface is accessible as follows:

When !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.34 TRCPIDR1, Trace Peripheral Identification Register 1

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations
This register is available in all configurations.

Attributes

Width
32

Component
ETE

Register offset
0xFE4

Access type
RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-120: EXT_TRCPIDR1 bit assignments




Table B-246: TRCPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	<p>Designer, JEP106 identification code, bits [3:0].</p> <p>JEP106 identification and continuation codes, which are stored as follows:</p> <ul style="list-style-type: none"> TRCPIDR1.DES_0: JEP106 identification code bits[3:0]. TRCPIDR2.DES_1: JEP106 identification code bits[6:4]. TRCPIDR4.DES_2: JEP106 continuation code. <p>These codes indicate the designer of the component and not the implementer, except where the two are the same. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</p> <p>A JEDEC code takes the following form:</p> <ul style="list-style-type: none"> A sequence of zero or more numbers, all having the value 0x7F. A following 8-bit number, that is not 0x7F, and where bit[7] is an odd parity bit. <p>The parity bit in the JEP106 identification code is not included.</p> <p>0b1011 Arm Limited</p>	0b1011
[3:0]	PART_1	<p>Part number, bits [11:8].</p> <p>The part number is selected by the designer of the component, and is stored in TRCPIDR1.PART_1 and TRCPIDR0.PART_0.</p> <p>0b1101 Cortex-A320</p>	0b1101

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE4	TRCPIDR1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.35 TRCPIDR2, Trace Peripheral Identification Register 2

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-121: EXT_TRCPIDR2 bit assignments




Table B-248: TRCPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Component major revision. TRCPIDR2.REVISION and TRCPIDR3.REVAND together form the revision number of the component, with TRCPIDR2.REVISION being the most significant part and TRCPIDR3.REVAND the least significant part. When a component is changed, TRCPIDR2.REVISION or TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. TRCPIDR3.REVAND should be set to 0b0000 when TRCPIDR2.REVISION is increased. 0b0000 rOp1	0b0000

Bits	Name	Description	Reset
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used. 0b1	0b1
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. JEP106 identification and continuation codes, which are stored as follows: <ul style="list-style-type: none">TRCPIDR1.DES_0: JEP106 identification code bits[3:0].TRCPIDR2.DES_1: JEP106 identification code bits[6:4].TRCPIDR4.DES_2: JEP106 continuation code. These codes indicate the designer of the component and not the implementer, except where the two are the same. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . A JEDEC code takes the following form: <ul style="list-style-type: none">A sequence of zero or more numbers, all having the value 0x7F.A following 8-bit number, that is not 0x7F, and where bit[7] is an odd parity bit. The parity bit in the JEP106 identification code is not included. 0b011 Arm Limited	0b011

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE8	TRCPIDR2	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.36 TRCPIDR3, Trace Peripheral Identification Register 3

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFEC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-122: EXT_TRCPIDR3 bit assignments



Table B-250: TRCPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Component minor revision. TRCPIDR2.REVISION and TRCPIDR3.REVAND together form the revision number of the component, with TRCPIDR2.REVISION being the most significant part and TRCPIDR3.REVAND the least significant part. When a component is changed, TRCPIDR2.REVISION or TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. TRCPIDR3.REVAND should be set to 0b0000 when TRCPIDR2.REVISION is increased. 0b0001 rOp1	0b0001

Bits	Name	Description	Reset
[3:0]	CMOD	Customer Modified. Indicates the component has been modified. A value of 0b0000 means the component is not modified from the original design. Any other value means the component has been modified in an IMPLEMENTATION DEFINED way. 0b0000 For any two components with the same Unique Component Identifier: <ul style="list-style-type: none">• If the value of the CMOD fields of both components equals zero, the components are identical.• If the CMOD fields of both components have the same nonzero value, it does not necessarily mean that they have the same modifications.• If the value of the CMOD field of either of the two components is nonzero, they might not be identical, even though they have the same Unique Component Identifier.	0b0000

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFEC	TRCPIDR3	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.37 TRCCIDR0, Trace Component Identification Register 0

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component


ETE

Register offset

0xFF0

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-123: EXT_TRCCIDR0 bit assignments



Table B-252: TRCCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Component identification preamble, segment 0. 0x0D	0x0D

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF0	TRCCIDR0	None

This interface is accessible as follows:

When !IsTraceCorePowered()
ERROR

Otherwise
RO

B.5.38 TRCCIDR1, Trace Component Identification Register 1

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-124: EXT_TRCCIDR1 bit assignments




Table B-254: TRCCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight peripheral. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Component identification preamble, segment 1. 0b0000	0b0000

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF4	TRCCIDR1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.39 TRCCIDR2, Trace Component Identification Register 2

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-125: EXT_TRCCIDR2 bit assignments




Table B-256: TRCCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Component identification preamble, segment 2. 0x05	0x05

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF8	TRCCIDR2	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5.40 TRCCIDR3, Trace Component Identification Register 3

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFFC

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-126: EXT_TRCCIDR3 bit assignments



Table B-258: TRCCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Component identification preamble, segment 3. 0xB1	0xB1

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFFC	TRCCIDR3	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.6 External MPMM registers summary

The following summary table provides an overview of all memory-mapped MPMM registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-260: MPMM registers summary

Offset	Name	Reset	Width	Description
0x000	CPUPPMCR	See individual bit resets.	64-bit	Global PPM Configuration Register
0x010	CPUMPMCMCR	See individual bit resets.	64-bit	Global MPMM Configuration Register

B.6.1 CPUPPMCR, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

External register CPUPPMCR bits [63:0] are architecturally mapped to AArch64 System register [A.11.1 IMP_CPUPPMCR_EL3, Global PPM Configuration Register](#) on page 405 bits [63:0].

Attributes

Width

64

Component

MPMM

Register offset

0x000

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xxxx	x011	xxxx	xxx0
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-127: EXT_CPUPPMCR bit assignments




Table B-261: CPUPPMCR bit descriptions

Bits	Name	Description	Reset
[63:18]	RES0	Reserved	RES0
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented 0b00 PDP is not implemented or enabled.	0b00
[15:11]	RES0	Reserved	RES0
[10:8]	MPMM_GEARs	Number of MPMM Gears implemented 0b011 Three MPMM gears are implemented.	0b011
[7:1]	RES0	Reserved	RES0
[0]	MPMPINCTL	MPMM Pin Control Enabled 0b0 MPMM control through SPR and utility bus. 0b1 MPMM control through pin only.	0b0

Accessibility

Component	Offset	Instance	Range
MPMM	0x000	CPUPPMCR	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

When an access is not Secure

RAZ/WI

Otherwise
RW

B.6.2 CPUMPMMCR, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

Configurations

External register CPUMPMMCR bits [63:0] are architecturally mapped to AArch64 System register [A.11.2 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register](#) on page 407 bits [63:0].

Attributes


Width
64

Component
MPMM

Register offset
0x010

Access type
RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-128: EXT_CPUMPMMCR bit assignments




Table B-263: CPUMPMMCR bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RES0
[2:1]	MPMM_GEAR	MPMM Gear Select 0b00 Select MPMM Gear 0. 0b01 Select MPMM Gear 1. 0b10 Select MPMM Gear 2.	xx
[0]	MPMM_EN	MPMM Global Enable 0b0 MPMM is disabled. 0b1 MPMM is enabled.	0b0

Accessibility

Component	Offset	Instance	Range
MPMM	0x010	CPUMPMMCR	None

This interface is accessible as follows:

When **!IsCorePowered()**

ERROR

When an access is not Secure

RAZ/WI

Otherwise

RW

B.7 External PMU registers summary

The following summary table provides an overview of all memory-mapped PMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-265: PMU registers summary

Offset	Name	Reset	Width	Description
0x0	PMEVCNTR0_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x8	PMEVCNTR1_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x10	PMEVCNTR2_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x18	PMEVCNTR3_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x20	PMEVCNTR4_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x28	PMEVCNTR5_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x30	PMEVCNTR6_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x38	PMEVCNTR7_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x40	PMEVCNTR8_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x48	PMEVCNTR9_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x50	PMEVCNTR10_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x58	PMEVCNTR11_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x60	PMEVCNTR12_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x68	PMEVCNTR13_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x70	PMEVCNTR14_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x78	PMEVCNTR15_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x80	PMEVCNTR16_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x88	PMEVCNTR17_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x90	PMEVCNTR18_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x98	PMEVCNTR19_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x0F8	PMCCNTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x0FC	PMCCNTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x200	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x204	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x220	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x224	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x208	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x228	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x20C	PMVIDSR	See individual bit resets.	32-bit	VMID Sample Register
0x22C	PMCID2SR	See individual bit resets.	32-bit	CONTEXTIDR_EL2 Sample Register
0x400	PMEVTYPER0_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x404	PMEVTYPER1_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x408	PMEVTYPER2_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x40C	PMEVTYPER3_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x410	PMEVTYPER4_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x414	PMEVTYPER5_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x418	PMEVTYPER6_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x41C	PMEVTYPER7_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x420	PMEVTYPER8_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers

Offset	Name	Reset	Width	Description
0x424	PMEVTYPEPER9_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x428	PMEVTYPEPER10_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x42C	PMEVTYPEPER11_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x430	PMEVTYPEPER12_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x434	PMEVTYPEPER13_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x438	PMEVTYPEPER14_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x43C	PMEVTYPEPER15_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x440	PMEVTYPEPER16_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x444	PMEVTYPEPER17_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x448	PMEVTYPEPER18_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x44C	PMEVTYPEPER19_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x47C	PMCCFILTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0x600	PMPCSSR	See individual bit resets.	64-bit	Snapshot Program Counter Sample Register
0x608	PMCIDSSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register
0x60C	PMCID2SSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL2 Sample Register
0x610	PMSSSR	See individual bit resets.	32-bit	PMU Snapshot Status Register
0x614	PMOVSSR	See individual bit resets.	32-bit	PMU Overflow Status Snapshot Register
0x618	PMCCNTSR	See individual bit resets.	64-bit	PMU Cycle Counter Snapshot Register
0x620	PMEVCNTRS0	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x628	PMEVCNTRS1	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x630	PMEVCNTRS2	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x638	PMEVCNTRS3	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x640	PMEVCNTRS4	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x648	PMEVCNTRS5	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x650	PMEVCNTRS6	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x658	PMEVCNTRS7	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x660	PMEVCNTRS8	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x668	PMEVCNTRS9	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x670	PMEVCNTRS10	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x678	PMEVCNTRS11	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x680	PMEVCNTRS12	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x688	PMEVCNTRS13	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x690	PMEVCNTRS14	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x698	PMEVCNTRS15	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A0	PMEVCNTRS16	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A8	PMEVCNTRS17	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B0	PMEVCNTRS18	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B8	PMEVCNTRS19	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0xC00	PMCNTENSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Set Register
0xC20	PMCNTENCLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Clear Register

Offset	Name	Reset	Width	Description
0xC40	PMINTENSET_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Set Register
0xC60	PMINTENCLR_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Clear Register
0xC80	PMOVSCLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Clear register
0xCC0	PMOVSSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Set Register
0xE00	PMCFGR [31:0]	See individual bit resets.	32-bit	Performance Monitors Configuration Register
0xE04	PMCR_ELO	See individual bit resets.	32-bit	Performance Monitors Control Register
0xE20	PMCEID0	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 0
0xE24	PMCEID1	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 1
0xE28	PMCEID2	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 2
0xE2C	PMCEID3	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 3
0xE30	PMSSCR	See individual bit resets.	32-bit	PMU Snapshot Capture Register
0xE40	PMMIR [31:0]	See individual bit resets.	32-bit	Performance Monitors Machine Identification Register
0xFA8	PMDEVAFF0	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 0
0xFAC	PMDEVAFF1	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 1
0xFB0	PMLAR	See individual bit resets.	32-bit	Performance Monitors Lock Access Register
0xFB4	PMLSR	See individual bit resets.	32-bit	Performance Monitors Lock Status Register
0xFB8	PMAUTHSTATUS	See individual bit resets.	32-bit	Performance Monitors Authentication Status register
0xFBC	PMDEVARCH	0x47702A16	32-bit	Performance Monitors Device Architecture register
0xFC8	PMDEVID	See individual bit resets.	32-bit	Performance Monitors Device ID register
0xFCC	PMDEVTYPE	See individual bit resets.	32-bit	Performance Monitors Device Type register
0xFD0	PMPIDR4	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 4
0xFE0	PMPIDR0	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 0
0xFE4	PMPIDR1	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 1
0xFE8	PMPIDR2	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 2
0xFEC	PMPIDR3	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 3
0xFF0	PMCIDR0	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 0
0xFF4	PMCIDR1	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 1
0xFF8	PMCIDR2	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 2
0xFFC	PMCIDR3	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 3

B.7.1 PMPCSSR, Snapshot Program Counter Sample Register

Captured copy of the Program Counter.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU


Register offset

0x600

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-129: PMU_PMPCSSR bit assignments




Table B-266: PMPCSSR bit descriptions

Bits	Name	Description	Reset
[63]	NS	Non-secure sample. 0b0 The captured instruction was executed in Secure state. 0b1 The captured instruction was executed in Non-secure state.	x
[62:61]	EL	Exception level sample. The Exception level the captured instruction was executed at.	xx
[60:56]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[55:0]	PC	<p>Sampled PC.</p> <p>The instruction address for the sampled instruction. The sampled instruction must be an instruction recently executed by the PE.</p> <p>The architecture does not require that all instructions are eligible for sampling. However, it must be possible to reference instructions at branch targets. The branch target for a conditional branch instruction that fails its Condition code check is the instruction following the conditional branch target.</p> <p>The sampled instruction must be architecturally executed. However, in exceptional circumstances, such as a change in security state or other boundary condition, it is permissible to sample an instruction that was speculatively executed and not architecturally executed.</p> <p>Note: The Arm architecture does not define recently executed.</p>	56 {x}

Accessibility

PMPCSSR is set to an **UNKNOWN** value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x600	PMPCSSR	None

This interface is accessible as follows:

RO

B.7.2 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register

Captured copy of the CONTEXTIDR_EL1 register.

The value captured must relate to the instruction captured in PMPCSSR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU


Register offset

0x608

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-130: PMU_PMCIDSSR bit assignments




Table B-268: PMCIDSSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMCCIDSSR	PMCIDSR sample. Sampled CONTEXTIDR_EL1 snapshot.	32 {x}

Accessibility

PMCIDSSR is set to an **UNKNOWN** value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x608	PMCIDSSR	None

This interface is accessible as follows:

RO

B.7.3 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register

Captured copy of the CONTEXTIDR_EL2 register.

The value captured must relate to the instruction captured in PMPCSSR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU


Register offset

0x60C

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-131: PMU_PMCID2SSR bit assignments




Table B-270: PMCID2SSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMCCID2SSR	PMCID2SR sample. Sampled CONTEXTIDR_EL2 snapshot.	32{x}

Accessibility

If ARMv8.2 is not implemented, this location is used for PMVIDSSR.

PMCID2SSR is set to an **UNKNOWN** value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x60C	PMCID2SSR	None

This interface is accessible as follows:

RO

B.7.4 PMSSSR, PMU Snapshot Status Register

Holds status information about the captured counters.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU


Register offset

0x610

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-132: PMU_PMSSSR bit assignments




Table B-272: PMSSSR bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	NC	<div>No capture. Indicates whether the PMU counters have been captured.</div> <div>0b0 PMU counters captured.</div> <div>0b1 PMU counters not captured.</div> <div>The event counters are only not captured by the PE in the event of a security violation. The external Monitor is responsible for keeping track of whether it managed to capture the snapshot registers from the PE.</div> <div>PMSSR.NC does not reflect the status of the captured Program Counter Sample registers.</div> <div>PMSSR.NC is reset to 1 by PE Warm reset, but is overwritten at the first capture. Tools need to be aware that capturing over reset or power-down might lose data, as they are reliant on software saving and restoring the PMU state (including PMSSCR). There is no sampled sticky reset bit.</div>	0b1

Accessibility

Component	Offset	Instance	Range
PMU	0x610	PMSSSR	None

This interface is accessible as follows:

RO

B.7.5 PMOVSSR, PMU Overflow Status Snapshot Register

Captured copy of PMOVSR. Once captured, the value in PMOVSSR is unaffected by writes to PMOVSSET_ELO and PMOVSCLR_ELO.

Configurations

If PMSSRR is not implemented, PMOVSSR is optional.

Attributes

Width

32

Component

PMU

Register offset


0x614

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx



Bit descriptions

Figure B-133: PMU_PMOVSSR bit assignments




Table B-274: PMOVSSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMOVSSR	PMOVSR sample. Sampled overflow status.	32 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x614	PMOVSSR	None

This interface is accessible as follows:

RO

B.7.6 PMCCNTSR, PMU Cycle Counter Snapshot Register

Captured copy of PMCCNTR_ELO. Once captured, the value in PMCCNTSR is unaffected by writes to PMCCNTR_ELO and PMCR_ELO.C.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x618

Access type
RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-134: PMU_PMCNTSR bit assignments




Table B-276: PMCCNTSR bit descriptions

Bits	Name	Description	Reset
[63:0]	PMCCNTSR	PMCCNTR_ELO sample. Sampled cycle count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x618	PMCCNTSR	None

This interface is accessible as follows:

RO

B.7.7 PMEVCNTR0, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR0_ELO. Once captured, the value in PMSSEVCNTR0 is unaffected by writes to PMSSEVCNTR0_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU


Register offset

0x620

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-135: PMU_PMEVCNTR0 bit assignments




Table B-278: PMEVCNTR0 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR0	PMEVCNTR0_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x620	PMEVCNTR0	None

This interface is accessible as follows:

RO

B.7.8 PMEVCNTR1, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR1_ELO. Once captured, the value in PMSSEVCNTR1 is unaffected by writes to PMSSEVCNTR1_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU


Register offset

0x628

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-136: PMU_PMEVCNTR1 bit assignments




Table B-280: PMEVCNTR1 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR1	PMEVCNTR1_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x628	PMEVCNTR1	None

This interface is accessible as follows:

RO

B.7.9 PMEVCNTR2, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR2_ELO. Once captured, the value in PMSSEVCNTR2 is unaffected by writes to PMSSEVCNTR2_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x630

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-137: PMU_PMEVCNTR2 bit assignments




Table B-282: PMEVCNTR2 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR2	PMEVCNTR2_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x630	PMEVCNTR2	None

This interface is accessible as follows:

RO

B.7.10 PMEVCNTR3, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR3_ELO. Once captured, the value in PMSSEVCNTR3 is unaffected by writes to PMSSEVCNTR3_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU


Register offset

0x638

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-138: PMU_PMEVCNTR3 bit assignments




Table B-284: PMEVCNTR3 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR3	PMEVCNTR3_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x638	PMEVCNTR3	None

This interface is accessible as follows:

RO

B.7.11 PMEVCNTR4, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR4_ELO. Once captured, the value in PMSSEVCNTR4 is unaffected by writes to PMSSEVCNTR4_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component


PMU

Register offset

0x640

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-139: PMU_PMEVCNTR4 bit assignments




Table B-286: PMEVCNTR4 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR4	PMEVCNTR4_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x640	PMEVCNTR4	None

This interface is accessible as follows:

RO

B.7.12 PMEVCNTR5, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR5_ELO. Once captured, the value in PMSSEVCNTR5 is unaffected by writes to PMSSEVCNTR5_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x648

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-140: PMU_PMEVCNTR5 bit assignments




Table B-288: PMEVCNTR5 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR5	PMEVCNTR5_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x648	PMEVCNTR5	None

This interface is accessible as follows:

RO

B.7.13 PMEVCNTR6, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR6_ELO. Once captured, the value in PMSSEVCNTR6 is unaffected by writes to PMSSEVCNTR6_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR6 are RES0.

Attributes

Width

64

Component

PMU


Register offset

0x650

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-141: PMU_PMEVCNTR6 bit assignments




Table B-290: PMEVCNTR6 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR6	PMEVCNTR6_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x650	PMEVCNTR6	None

This interface is accessible as follows:

RO

B.7.14 PMEVCNTR7, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR7_ELO. Once captured, the value in PMSSEVCNTR7 is unaffected by writes to PMSSEVCNTR7_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR7 are RES0.

Attributes

Width

64

Component

PMU


Register offset

0x658

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-142: PMU_PMEVCNTR7 bit assignments




Table B-292: PMEVCNTR7 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR7	PMEVCNTR7_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x658	PMEVCNTR7	None

This interface is accessible as follows:

RO

B.7.15 PMEVCNTR8, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR8_ELO. Once captured, the value in PMSSEVCNTR8 is unaffected by writes to PMSSEVCNTR8_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR8 are RES0.

Attributes

Width

64

Component

PMU

Register offset


0x660

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-143: PMU_PMEVCNTR8 bit assignments




Table B-294: PMEVCNTR8 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR8	PMEVCNTR8_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x660	PMEVCNTR8	None

This interface is accessible as follows:

RO

B.7.16 PMEVCNTR9, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR9_ELO. Once captured, the value in PMSSEVCNTR9 is unaffected by writes to PMSSEVCNTR9_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR9 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x668

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-144: PMU_PMEVCNTR9 bit assignments




Table B-296: PMEVCNTR9 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR9	PMEVCNTR9_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x668	PMEVCNTR9	None

This interface is accessible as follows:

RO

B.7.17 PMEVCNTR10, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR10_ELO. Once captured, the value in PMSSEVCNTR10 is unaffected by writes to PMSSEVCNTR10_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR10 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x670

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-145: PMU_PMEVCNTR10 bit assignments




Table B-298: PMEVCNTR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR10	PMEVCNTR10_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x670	PMEVCNTR10	None

This interface is accessible as follows:

RO

B.7.18 PMEVCNTR11, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR11_ELO. Once captured, the value in PMSSEVCNTR11 is unaffected by writes to PMSSEVCNTR11_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR11 are RES0.

Attributes

Width

64

Component

PMU


Register offset

0x678

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-146: PMU_PMEVCNTR11 bit assignments




Table B-300: PMEVCNTR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR11	PMEVCNTR11_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x678	PMEVCNTR11	None

This interface is accessible as follows:

RO

B.7.19 PMEVCNTR12, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR12_ELO. Once captured, the value in PMSSEVCNTR12 is unaffected by writes to PMSSEVCNTR12_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR12 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x680

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-147: PMU_PMEVCNTR12 bit assignments




Table B-302: PMEVCNTR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR12	PMEVCNTR12_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x680	PMEVCNTR12	None

This interface is accessible as follows:

RO

B.7.20 PMEVCNTR13, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR13_ELO. Once captured, the value in PMSSEVCNTR13 is unaffected by writes to PMSSEVCNTR13_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR13 are RES0.

Attributes

Width

64

Component

PMU


Register offset


0x688

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-148: PMU_PMEVCNTR13 bit assignments




Table B-304: PMEVCNTR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR13	PMEVCNTR13_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x688	PMEVCNTR13	None

This interface is accessible as follows:

RO

B.7.21 PMEVCNTR14, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR14_ELO. Once captured, the value in PMSSEVCNTR14 is unaffected by writes to PMSSEVCNTR14_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR14 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x690

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-149: PMU_PMEVCNTR14 bit assignments




Table B-306: PMEVCNTR14 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR14	PMEVCNTR14_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x690	PMEVCNTR14	None

This interface is accessible as follows:

RO

B.7.22 PMEVCNTR15, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR15_ELO. Once captured, the value in PMSSEVCNTR15 is unaffected by writes to PMSSEVCNTR15_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR15 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x698

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-150: PMU_PMEVCNTR15 bit assignments




Table B-308: PMEVCNTR15 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR15	PMEVCNTR15_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x698	PMEVCNTR15	None

This interface is accessible as follows:

RO

B.7.23 PMEVCNTR16, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR16_ELO. Once captured, the value in PMSSEVCNTR16 is unaffected by writes to PMSSEVCNTR16_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR16 are RES0.

Attributes

Width

64

Component

PMU


Register offset

0x6A0

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-151: PMU_PMEVCNTR16 bit assignments




Table B-310: PMEVCNTR16 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR16	PMEVCNTR16_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6A0	PMEVCNTR16	None

This interface is accessible as follows:

RO

B.7.24 PMEVCNTR17, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR17_ELO. Once captured, the value in PMSSEVCNTR17 is unaffected by writes to PMSSEVCNTR17_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR17 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6A8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-152: PMU_PMEVCNTR17 bit assignments




Table B-312: PMEVCNTR17 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR17	PMEVCNTR17_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6A8	PMEVCNTR17	None

This interface is accessible as follows:

RO

B.7.25 PMEVCNTR18, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR18_ELO. Once captured, the value in PMSSEVCNTR18 is unaffected by writes to PMSSEVCNTR18_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR18 are RES0.

Attributes

Width

64

Component

PMU

Register offset


0x6B0

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-153: PMU_PMEVCNTR18 bit assignments




Table B-314: PMEVCNTR18 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR18	PMEVCNTR18_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6B0	PMEVCNTR18	None

This interface is accessible as follows:

RO

B.7.26 PMEVCNTR19, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR19_ELO. Once captured, the value in PMSSEVCNTR19 is unaffected by writes to PMSSEVCNTR19_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 20. Otherwise, direct accesses to PMEVCNTR19 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6B8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-154: PMU_PMEVCNTR19 bit assignments




Table B-316: PMEVCNTR19 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR19	PMEVCNTR19_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6B8	PMEVCNTR19	None

This interface is accessible as follows:

RO

B.7.27 PMCFGR, Performance Monitors Configuration Register

Contains PMU-specific configuration data.

Configurations

PMCFGR is in the Core power domain.

Attributes

Width
32

Component
PMU

Register offset
0xE00

Access type
RO

Reset value

0000 xxxx x01x 0000 0111 1111 xxxx xxxx
| | | | | | | |
31 27 23 19 15 11 7 3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-155: PMU_PMCFG bit assignments




Table B-318: PMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	Defines the number of counter groups implemented, minus one. 0b0000 One counter group implemented.	0b0000
[27:23]	RES0	Reserved	RES0
[22]	SS	Snapshot supported. 0b0 Snapshot mechanism not supported. The locations 0x600-0x7FC and 0xE30-0xE3C are IMPLEMENTATION DEFINED .	0b0

Bits	Name	Description	Reset
[21]	FZO	Freeze-on-overflow supported. 0b1 Freeze-on-overflow mechanism is supported. PMU.PMCR_ELO.FZO is RW.	0b1
[20]	RES0	Reserved	RES0
[19]	UEN	User-mode Enable Register supported. PMUSERENR_ELO is not visible in the external debug interface, so this bit is RAZ . 0b0	0b0
[18]	WT	This feature is not supported, so this bit is RAZ . 0b0	0b0
[17]	NA	This feature is not supported, so this bit is RAZ . 0b0	0b0
[16]	EX	Export supported. 0b0 PMU.PMCR_ELO.X is RES0 .	0b0
[15]	CCD	Cycle counter has prescale. This field is RAZ 0b0 PMU.PMCR_ELO.D is RES0 .	0b0
[14]	CC	Dedicated cycle counter (counter 31) supported. 0b1	0b1
[13:8]	SIZE	Size of counters, minus one. This field defines the size of the largest counter implemented by the Performance Monitors Unit. From Armv8.0, the largest counter is 64-bits, so the value of this field is 0b111111. This field is used by software to determine the spacing of the counters in the memory-map. From Armv8.0, the counters are a doubleword-aligned addresses. 0b111111	0b111111
[7:0]	N	Number of counters, minus one. 0x14 Twenty event counters and the cycle counter implemented 0x06 Six event counters and the cycle counter implemented	The reset values can be the following: 0x14, 0x06, respective to the value.

Accessibility



AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE00	PMCFGR	31:0

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()
ERROR

Otherwise
RO

B.7.28 PMCEID0, Performance Monitors Common Event Identification register 0

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x0000 to 0x001F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



This view of the register was previously called PMCEID0_ELO.

Configurations

PMCEID0 is in the Core power domain.

External register PMCEID0 bits [31:0] are architecturally mapped to AArch64 System register [A.9.3 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0](#) on page 384 bits [31:0].

Attributes

Width
32

Component
PMU

Register offset
0xE20

Access type
RO

Reset value

0111	111x	xx11	1111	0111	1111	1111	1111	
31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-156: PMU_PMCEID0 bit assignments




Table B-320: PMCEID0 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to Common event 0x001F, L1D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[30]	ID30	ID30 corresponds to Common event 0x001E, CHAIN 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x001D, BUS_CYCLES 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x001C, TTBR_WRITE_RETIRED 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[27]	ID27	ID27 corresponds to Common event 0x001B, INST_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x001A, MEMORY_ERROR 0b1 The Common event is implemented.	0b1
[25]	ID25	ID25 corresponds to Common event 0x0019, BUS_ACCESS 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0018, L2D_CACHE_WB 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.
[23]	ID23	ID23 corresponds to Common event 0x0017, L2D_CACHE_REFILL 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.
[22]	ID22	ID22 corresponds to Common event 0x0016, L2D_CACHE 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.

Bits	Name	Description	Reset
[21]	ID21	ID21 corresponds to Common event 0x0015, L1D_CACHE_WB 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0014, L1I_CACHE 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0013, MEM_ACCESS 0b1 The Common event is implemented.	0b1
[18]	ID18	ID18 corresponds to Common event 0x0012, BR_PRED 0b1 The Common event is implemented.	0b1
[17]	ID17	ID17 corresponds to Common event 0x0011, CPU_CYCLES 0b1 The Common event is implemented.	0b1
[16]	ID16	ID16 corresponds to Common event 0x0010, BR_MIS_PRED 0b1 The Common event is implemented.	0b1
[15]	ID15	ID15 corresponds to Common event 0x000F, UNALIGNED_LDST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[14]	ID14	ID14 corresponds to Common event 0x000E, BR_RETURN_RETIRED 0b1 The Common event is implemented.	0b1
[13]	ID13	ID13 corresponds to Common event 0x000D, BR_IMMED_RETIRED 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x000C, PC_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[11]	ID11	ID11 corresponds to Common event 0x000B, CID_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[10]	ID10	ID10 corresponds to Common event 0x000A, EXC_RETURN 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[9]	ID9	ID9 corresponds to Common event 0x0009, EXC_TAKEN 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0008, INST_RETIRED 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0007, ST_RETIRED 0b1 The Common event is implemented.	0b1
[6]	ID6	ID6 corresponds to Common event 0x0006, LD_RETIRED 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0005, L1D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0004, L1D_CACHE 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0003, L1D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0002, L1I_TLB_REFILL 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0001, L1I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0000, SW_INCR 0b1 The Common event is implemented.	0b1

Accessibility



AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE20	PMCEID0	None

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()
ERROR

Otherwise
RO

B.7.29 PMCEID1, Performance Monitors Common Event Identification register 1

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x020 to 0x03F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



This view of the register was previously called PMCEID1_EL0.

Configurations

PMCEID1 is in the Core power domain.

External register PMCEID1 bits [31:0] are architecturally mapped to AArch64 System register [A.9.4 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1](#) on page 392 bits [31:0].

Attributes

Width
32

Component
PMU

Register offset
0xE24

Access type
RO

Reset value

1111	1111	1111	0000	1010	0000	0111	111x
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-157: PMU_PMCEID1 bit assignments




Table B-322: PMCEID1 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to Common event 0x003F, STALL_SLOT 0b1 The Common event is implemented.	0b1
[30]	ID30	ID30 corresponds to Common event 0x003E, STALL_SLOT_FRONTEND 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x003D, STALL_SLOT_BACKEND 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x003C, STALL 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x003B, OP_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x003A, OP_RETIRED 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[25]	ID25	ID25 corresponds to Common event 0x0039, L1D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0038, REMOTE_ACCESS_RD 0b1 The Common event is implemented.	0b1
[23]	ID23	ID23 corresponds to Common event 0x0037, LL_CACHE_MISS_RD 0b1 The Common event is implemented.	0b1
[22]	ID22	ID22 corresponds to Common event 0x0036, LL_CACHE_RD 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0035, ITLB_WALK 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0034, DTLB_WALK 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0033, LL_CACHE_MISS 0b0 The Common event is not implemented, or not counted.	0b0
[18]	ID18	ID18 corresponds to Common event 0x0032, LL_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[17]	ID17	ID17 corresponds to Common event 0x0031, REMOTE_ACCESS 0b0 The Common event is not implemented, or not counted.	0b0
[16]	ID16	ID16 corresponds to Common event 0x0030, L2I_TLB 0b0 The Common event is not implemented, or not counted.	0b0
[15]	ID15	ID15 corresponds to Common event 0x002F, L2D_TLB 0b1 The Common event is implemented.	0b1
[14]	ID14	ID14 corresponds to Common event 0x002E, L2I_TLB_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[13]	ID13	ID13 corresponds to Common event 0x002D, L2D_TLB_REFILL 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[12]	ID12	ID12 corresponds to Common event 0x002C, L3D_CACHE_WB 0b0 The Common event is not implemented, or not counted.	0b0
[11]	ID11	ID11 corresponds to Common event 0x002B, L3D_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[10]	ID10	ID10 corresponds to Common event 0x002A, L3D_CACHE_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[9]	ID9	ID9 corresponds to Common event 0x0029, L3D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[8]	ID8	ID8 corresponds to Common event 0x0028, L2I_CACHE_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[7]	ID7	ID7 corresponds to Common event 0x0027, L2I_CACHE 0b0 The Common event is not implemented, or not counted.	0b0
[6]	ID6	ID6 corresponds to Common event 0x0026, L1I_TLB 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0025, L1D_TLB 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0024, STALL_BACKEND 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0023, STALL_FRONTEND 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0022, BR_MIS_PRED_RETIRED 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0021, BR_RETIRED 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[0]	ID0	<div>ID0 corresponds to Common event 0x0020, L2D_CACHE_ALLOCATE</div> <div>0b0<div>The Common event is not implemented, or not counted.</div><div>This value applies when the complex is configured without an L2 cache.</div></div> <div>0b1<div>The Common event is implemented.</div><div>This value applies when the complex is configured with an L2 cache.</div></div>	The reset values can be the following: 0b0, 0b1, respective to the value.

Accessibility



AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE24	PMCEID1	None

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()
ERROR

Otherwise
RO

B.7.30 PMCEID2, Performance Monitors Common Event Identification register 2

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x4000 to 0x401F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

PMCEID2 is in the Core power domain.

External register PMCEID2 bits [31:0] are architecturally mapped to AArch64 System register [A.9.3 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0](#) on page 384 bits [63:32].

Attributes

Width
32

Component
PMU

Register offset
0xE28

Access type
RO

Reset value

xxxx	1111	xxxx	1111	x1x1	00xx	x110	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-158: PMU_PMCEID2 bit assignments




Table B-324: PMCEID2 bit descriptions

Bits	Name	Description	Reset
[31:28]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[27]	IDhi27	IDhi27 corresponds to Common event 0x401B, CTI_TRIGOUT7 0b1 The Common event is implemented.	0b1
[26]	IDhi26	IDhi26 corresponds to Common event 0x401A, CTI_TRIGOUT6 0b1 The Common event is implemented.	0b1
[25]	IDhi25	IDhi25 corresponds to Common event 0x4019, CTI_TRIGOUT5 0b1 The Common event is implemented.	0b1
[24]	IDhi24	IDhi24 corresponds to Common event 0x4018, CTI_TRIGOUT4 0b1 The Common event is implemented.	0b1
[23:20]	RES0	Reserved	RES0
[19]	IDhi19	IDhi19 corresponds to Common event 0x4013, TRCEXTOUT3 0b1 The Common event is implemented.	0b1
[18]	IDhi18	IDhi18 corresponds to Common event 0x4012, TRCEXTOUT2 0b1 The Common event is implemented.	0b1
[17]	IDhi17	IDhi17 corresponds to Common event 0x4011, TRCEXTOUT1 0b1 The Common event is implemented.	0b1
[16]	IDhi16	IDhi16 corresponds to Common event 0x4010, TRCEXTOUT0 0b1 The Common event is implemented.	0b1
[15]	RES0	Reserved	RES0
[14]	IDhi14	IDhi14 corresponds to Common event 0x400E, TRB_TRIG 0b1 The Common event is implemented.	0b1
[13]	RES0	Reserved	RES0
[12]	IDhi12	IDhi12 corresponds to Common event 0x400C, TRB_WRAP 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[11]	IDhi11	IDhi11 corresponds to Common event 0x400B, L3D_CACHE_LMISS_RD 0b0 The Common event is not implemented, or not counted.	0b0
[10]	IDhi10	IDhi10 corresponds to Common event 0x400A, L2I_CACHE_LMISS 0b0 The Common event is not implemented, or not counted.	0b0
[9]	IDhi9	IDhi9 corresponds to Common event 0x4009, L2D_CACHE_LMISS_RD 0b0 The Common event is not implemented, or not counted. This value applies when the complex is configured without an L2 cache. 0b1 The Common event is implemented. This value applies when the complex is configured with an L2 cache.	The reset values can be the following: 0b0, 0b1, respective to the value.
[8:7]	RES0	Reserved	RES0
[6]	IDhi6	IDhi6 corresponds to Common event 0x4006, L1I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[5]	IDhi5	IDhi5 corresponds to Common event 0x4005, STALL_BACKEND_MEM 0b1 The Common event is implemented.	0b1
[4]	IDhi4	IDhi4 corresponds to Common event 0x4004, CNT_CYCLES 0b0 The Common event is not implemented, or not counted.	0b0
[3]	IDhi3	IDhi3 corresponds to Common event 0x4003, SAMPLE_COLLISION 0b0 The Common event is not implemented, or not counted.	0b0
[2]	IDhi2	IDhi2 corresponds to Common event 0x4002, SAMPLE_FILTRATE 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[1]	IDhi1	IDhi1 corresponds to Common event 0x4001, SAMPLE_FEED 0b0 The Common event is not implemented, or not counted.	0b0
[0]	IDhi0	IDhi0 corresponds to Common event 0x4000, SAMPLE_POP 0b0 The Common event is not implemented, or not counted.	0b0

Accessibility



AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE28	PMCEID2	None

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()

ERROR

Otherwise

RO

B.7.31 PMCEID3, Performance Monitors Common Event Identification register 3

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x4020 to 0x403F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

PMCEID3 is in the Core power domain.

External register PMCEID3 bits [31:0] are architecturally mapped to AArch64 System register [A.9.4 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1](#) on page 392 bits [63:32].

Attributes

Width
32

Component
PMU

Register offset
0xE2C

Access type
RO

Reset value

0000	0000	xx00	x000	xxxx	xxxx	x111	x111	
31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-159: PMU_PMCEID3 bit assignments




Table B-326: PMCEID3 bit descriptions

Bits	Name	Description	Reset
[31]	IDhi31	IDhi31 corresponds to Common event 0x403F, TME_FAILURE_WSET 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[30]	IDhi30	IDhi30 corresponds to Common event 0x403E, TME_FAILURE_TLBI 0b0 The Common event is not implemented, or not counted.	0b0
[29]	IDhi29	IDhi29 corresponds to Common event 0x403D, TME_FAILURE_SIZE 0b0 The Common event is not implemented, or not counted.	0b0
[28]	IDhi28	IDhi28 corresponds to Common event 0x403C, TME_FAILURE_MEM 0b0 The Common event is not implemented, or not counted.	0b0
[27]	IDhi27	IDhi27 corresponds to Common event 0x403B, TME_FAILURE_IMP 0b0 The Common event is not implemented, or not counted.	0b0
[26]	IDhi26	IDhi26 corresponds to Common event 0x403A, TME_FAILURE_ERR 0b0 The Common event is not implemented, or not counted.	0b0
[25]	IDhi25	IDhi25 corresponds to Common event 0x4039, TME_FAILURE_NEST 0b0 The Common event is not implemented, or not counted.	0b0
[24]	IDhi24	IDhi24 corresponds to Common event 0x4038, TME_FAILURE_CNCL 0b0 The Common event is not implemented, or not counted.	0b0
[23:22]	RES0	Reserved	RES0
[21]	IDhi21	IDhi21 corresponds to Common event 0x4035, TME_CPU_CYCLES_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[20]	IDhi20	IDhi20 corresponds to Common event 0x4034, TME_INST_RETIRED_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[19]	RES0	Reserved	RES0
[18]	IDhi18	IDhi18 corresponds to Common event 0x4032, TME_TRANSACTION_FAILED 0b0 The Common event is not implemented, or not counted.	0b0
[17]	IDhi17	IDhi17 corresponds to Common event 0x4031, TCOMMIT_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[16]	IDhi16	IDhi16 corresponds to Common event 0x4030, TSTART_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[15:7]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[6]	IDhi6	IDhi6 corresponds to Common event 0x4026, MEM_ACCESS_CHECKED_WR 0b1 The Common event is implemented.	0b1
[5]	IDhi5	IDhi5 corresponds to Common event 0x4025, MEM_ACCESS_CHECKED_RD 0b1 The Common event is implemented.	0b1
[4]	IDhi4	IDhi4 corresponds to Common event 0x4024, MEM_ACCESS_CHECKED 0b1 The Common event is implemented.	0b1
[3]	RES0	Reserved	RES0
[2]	IDhi2	IDhi2 corresponds to Common event 0x4022, ST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[1]	IDhi1	IDhi1 corresponds to Common event 0x4021, LD_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[0]	IDhi0	IDhi0 corresponds to Common event 0x4020, LDST_ALIGN_LAT 0b1 The Common event is implemented.	0b1

Accessibility



Note

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE2C	PMCEID3	None

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()

ERROR

Otherwise

RO

B.7.32 PMSSCR, PMU Snapshot Capture Register

Provides a mechanism for software to initiate a sample.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU


Register offset

0xE30

Access type

WO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-160: PMU_PMSSCR bit assignments




Table B-328: PMSSCR bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0
[0]	SS	Capture now. 0b0 Ignored. 0b1 Initiate a capture immediately.	x

Accessibility

Component	Offset	Instance	Range
PMU	0xE30	PMSSCR	None

This interface is accessible as follows:

WO

B.7.33 PMMIR, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation.

Configurations

PMMIR is in the Core power domain.

Attributes

Width

32

Component

PMU

Register offset

0xE40

Access type

RO

Reset value

xxxx	xxxx	xxxx	0110	0000	0010	0000	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-161: PMU_PMMIR bit assignments




Table B-330: PMMIR bit descriptions

Bits	Name	Description	Reset
[31:20]	RES0	Reserved	RES0
[19:16]	BUS_WIDTH	Bus width. Indicates the number of bytes each BUS_ACCESS event relates to. Encoded as $\text{Log}_2(\text{number of bytes})$, plus one. 0b0110 32 bytes.	0b0110
[15:8]	BUS_SLOTS	Bus count. The largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle. 0x02 The largest value by which the BUS_ACCESS PMU event may increment in one cycle is 2.	0x02
[7:0]	SLOTS	Operation width. The largest value by which the STALL_SLOT event might increment in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero. 0x01 The largest value by which the STALL_SLOT PMU event may increment in one cycle is 1.	0x01

Accessibility

If the Core power domain is off or in a low-power state, access to this register returns an Error.

Component	Offset	Instance	Range
PMU	0xE40	PMMIR	31:0

This interface is accessible as follows:

When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess()

ERROR

Otherwise

RO

B.7.34 PMDEVARCH, Performance Monitors Device Architecture register

Identifies the programmers' model architecture of the Performance Monitor component.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU

Register offset

0xFBC

Access type

RO

Reset value

0100	0111	0111	0000	0010	1010	0001	0110
31	27	23	19	15	11	7	3
							0

Bit descriptions

Figure B-162: PMU_PMDEVARCH bit assignments




Table B-332: PMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architect of the component. For Performance Monitors, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0b0100. Bits [27:21] are the JEP106 identification code, 0b0111011. 0b01000111011	0b01000111011
[20]	PRESENT	DEVARCH present. Indicates that the PMDEVARCH register is present. 0b1	0b1
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. For Performance Monitors, the revision defined by Armv8 is 0x0. All other values are reserved. 0b0000	0b0000
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0010 Performance Monitors Extension version 3, PMUv3. All other values are reserved. PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHVER is PMDEVARCH.ARCHID[15:12].	0b0010

Bits	Name	Description	Reset
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0xA16 Armv8-A PE performance monitors, including the 32-bit programmers' model extension. FEAT_PMUv3_EXT32 implements the functionality described by the value 0xA16. PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHPART is PMDEVARCH.ARCHID[11:0].	0xA16

Accessibility

Component	Offset	Instance	Range
PMU	0xFBC	PMDEVARCH	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.35 PMDEVID, Performance Monitors Device ID register

Provides information about features of the Performance Monitors implementation.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain.

If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required from Armv8.2 and in any implementation that includes FEAT_PCSRv8p2. Otherwise, its location is **RES0**.



Note

Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of EDDEVID.PCSample.

Attributes

Width

32

Component

PMU

Register offset

0xFC8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-163: PMU_PMDEVID bit assignments



Table B-334: PMDEVID bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	PCSample	Indicates the level of PC Sample-based Profiling support using Performance Monitors registers. 0b0001 PC Sample-based Profiling Extension is implemented in the Performance Monitors register space.	0b0001

Accessibility

Component	Offset	Instance	Range
PMU	0xFC8	PMDEVID	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.36 PMDEVTYPE, Performance Monitors Device Type register

Indicates to a debugger that this component is part of a PE's performance monitor interface.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU


Register offset

0xFCC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-164: PMU_PMDEVTYPE bit assignments




Table B-336: PMDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Indicates this is a component within a PE. 0b0001	0b0001
[3:0]	MAJOR	Major type. Indicates this is a performance monitor component. 0b0110	0b0110

Accessibility

Component	Offset	Instance	Range
PMU	0xFCC	PMDEVTYPE	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.37 PMPIDR4, Performance Monitors Peripheral Identification Register 4

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-165: PMU_PMPIDR4 bit assignments



Table B-338: PMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
PMU	0xFD0	PMPIDR4	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.38 PMPIDR0, Performance Monitors Peripheral Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-166: PMU_PMPIDR0 bit assignments




Table B-340: PMPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0x8F Cortex-A320	0x8F

Accessibility

Component	Offset	Instance	Range
PMU	0xFE0	PMPIDR0	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.39 PMPIDR1, Performance Monitors Peripheral Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-167: PMU_PMPIDR1 bit assignments



Table B-342: PMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 Cortex-A320	0b1101

Accessibility

Component	Offset	Instance	Range
PMU	0xFE4	PMPIDR1	None

This interface is accessible as follows:

When **!IsCorePowered()**

ERROR

Otherwise

RO

B.7.40 PMPIDR2, Performance Monitors Peripheral Identification Register
2

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-168: PMU_PMPIDR2 bit assignments




Table B-344: PMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0000 rOp1	0b0000
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
PMU	0xFE8	PMPIDR2	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.41 PMPIDR3, Performance Monitors Peripheral Identification Register
3

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE8

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-169: PMU_PMPIDR3 bit assignments



Table B-346: PMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using PMU.PMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0001 rOp1	0b0001
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
PMU	0xFEC	PMPIDR3	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.42 PMCIDR0, Performance Monitors Component Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-170: PMU_PMCIDR0 bit assignments



Table B-348: PMCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0x0D	0x0D

Accessibility

Component	Offset	Instance	Range
PMU	0xFF0	PMCIDR0	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.7.43 PMCIDR1, Performance Monitors Component Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF4

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1001	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-171: PMU_PMCIDR1 bit assignments




Table B-350: PMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
PMU	0xFF4	PMCIDR1	None

This interface is accessible as follows:

When **!IsCorePowered()**

ERROR

Otherwise

RO

B.7.44 PMCIDR2, Performance Monitors Component Identification Register 2

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU


Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-172: PMU_PMCIDR2 bit assignments



Table B-352: PMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0x05	0x05

Accessibility

Component	Offset	Instance	Range
PMU	0xFF8	PMCIDR2	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise
RO

B.7.45 PMCIDR3, Performance Monitors Component Identification Register 3

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width
32

Component
PMU

Register offset
0xFFC

Access type
RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-173: PMU_PMCIDR3 bit assignments




Table B-354: PMCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0xB1	0xB1

Accessibility

Component	Offset	Instance	Range
PMU	0xFFC	PMCIDR3	None

This interface is accessible as follows:

When !IsCorePowered()

ERROR

Otherwise

RO

B.8 External ROM table registers summary

The following summary table provides an overview of all memory-mapped ROM table registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-356: ROM table registers summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRY0	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x10	ROMENTRY4	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x14	ROMENTRY5	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x18	ROMENTRY6	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x1C	ROMENTRY7	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x20	ROMENTRY8	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x24	ROMENTRY9	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries

Offset	Name	Reset	Width	Description
0x28	ROMENTRY10	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x2C	ROMENTRY11	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x30	ROMENTRY12	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x34	ROMENTRY13	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xF00	ITCTRL	See individual bit resets.	32-bit	Integration Mode Control Register
0xFA0	CLAIMSET	0x00000000	32-bit	Claim Tag Set Register
0xFA4	CLAIMCLR	0x00000000	32-bit	Claim Tag Clear Register
0xFA8	DEVAFF0	See individual bit resets.	32-bit	Device Affinity Register 0
0xFAC	DEVAFF1	See individual bit resets.	32-bit	Device Affinity Register 1
0xFB0	LAR	0x00000000	32-bit	Software Lock Access Register
0xFB4	LSR	0x00000000	32-bit	Software Lock Status Register
0xFB8	AUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	DEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	DEVID2	See individual bit resets.	32-bit	Device Configuration Register 2
0xFC4	DEVID1	See individual bit resets.	32-bit	Device Configuration Register 1
0xFC8	DEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFCC	DEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	PIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	PIDR5	See individual bit resets.	32-bit	Peripheral Identification Register 5
0xFD8	PIDR6	See individual bit resets.	32-bit	Peripheral Identification Register 6
0xFDC	PIDR7	See individual bit resets.	32-bit	Peripheral Identification Register 7
0xFE0	PIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	PIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	CIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	CIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	CIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	CIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.8.1 ROMENTRY0, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY0, provides the address offset of the address space of one CoreSight component, component 0, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY0 has the offset $0x000 + 0 \times 4$, where $0 \leq 0 \leq 511$.

- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY0 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY0 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x0

Access type

RO

Reset value

0000	0000	0000	0001	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-174: EXT_ROMENTRY0 bit assignments




Table B-357: ROMENTRY0 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00010 Core 0 Debug</p>	0x00010
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b11 The ROM Entry is present.</p>	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x0	None

This interface is accessible as follows:

RO

B.8.2 ROMENTRY1, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY1, provides the address offset of the address space of one CoreSight component, component 1, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY1 has the offset $0x000 + 1 \times 4$, where $0 \leq 1 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.

- The ROMENTRY1 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY1 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x4

Access type

RO

Reset value

0000	0000	0000	0010	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-175: EXT_ROMENTRY1 bit assignments




Table B-359: ROMENTRY1 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00020 Core 0 PMU</p>	0x00020
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b11 The ROM Entry is present.</p>	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x4	None

This interface is accessible as follows:

RO

B.8.3 ROMENTRY2, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY2, provides the address offset of the address space of one CoreSight component, component 2, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY2 has the offset $0x000 + 2 \times 4$, where $0 \leq 2 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.

- The ROMENTRY2 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY2 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x8

Access type

RO

Reset value

0000	0000	0000	0011	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-176: EXT_ROMENTRY2 bit assignments




Table B-361: ROMENTRY2 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00030 Core 0 trace unit</p>	0x00030
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b11 The ROM Entry is present.</p>	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x8	None

This interface is accessible as follows:

RO

B.8.4 ROMENTRY3, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY3, provides the address offset of the address space of one CoreSight component, component 3, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY3 has the offset $0x000 + 3 \times 4$, where $0 \leq 3 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.

- The ROMENTRY3 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY3 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0xC

Access type

RO

Reset value

0000	0000	0000	0100	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-177: EXT_ROMENTRY3 bit assignments




Table B-363: ROMENTRY3 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00040 ELA</p> <p>When the complex is configured without an ELA or the ELADISABLE input is HIGH</p> <p>Access to this field is: UNKNOWN/WI</p>	0x00040
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0</p> <p>A power domain ID is not provided.</p> <p>When the complex is configured without an ELA or the ELADISABLE input is HIGH</p> <p>Access to this field is: UNKNOWN/WI</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b10</p> <p>The ROM entry is not present, and this ROMENTRY3 is not the final entry in a ROM Table with fewer than the maximum number of entries. If PRESENT has this value, all other fields in this entry are UNKNOWN.</p> <p>This value applies when the complex is configured without an ELA or the ELADISABLE input is HIGH.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when the complex is configured with an ELA and the ELADISABLE input is LOW.</p>	The reset values can be the following: 0b10, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0xC	None

This interface is accessible as follows:

RO

B.8.5 ROMENTRY4, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY4, provides the address offset of the address space of one CoreSight component, component 4, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY4 has the offset 0x000 + 4×4, where 0 ≤ 4 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY4 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY4 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x10

Access type


RO

Reset value

0000	0000	0000	1001	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions**Figure B-178: EXT_ROMENTRY4 bit assignments****Table B-365: ROMENTRY4 bit descriptions**

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00090</p> <p>Core 1 Debug.</p> <p>When the complex is configured with one core</p> <p>Access to this field is: RES0</p>	0x00090
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0</p> <p>A power domain ID is not provided.</p> <p>When the complex is configured with one core</p> <p>Access to this field is: RES0</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ROMENTRY4 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY4 must be zero.</p> <p>This value applies when the complex is configured with one core.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when NUM_CPUS != 1.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x10	None

This interface is accessible as follows:

RO

B.8.6 ROMENTRY5, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY5, provides the address offset of the address space of one CoreSight component, component 5, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY5 has the offset 0x000 + 5x4, where 0 ≤ 5 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)x4.
 - The ROMENTRY5 at offset Nx4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY5 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x14

Access type

RO

Reset value

0000	0000	0000	1010	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-179: EXT_ROMENTRY5 bit assignments




Table B-367: ROMENTRY5 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x000A0</p> <p>Core 1 PMU.</p> <p>When the complex is configured with one core</p> <p>Access to this field is: RES0</p>	0x000A0
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0</p> <p>A power domain ID is not provided.</p> <p>When the complex is configured with one core</p> <p>Access to this field is: RES0</p>	0b0

Bits	Name	Description	Reset
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ROMENTRY5 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY5 must be zero.</p> <p>This value applies when the complex is configured with one core.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when NUM_CPUS != 1.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x14	None

This interface is accessible as follows:

RO

B.8.7 ROMENTRY6, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY6, provides the address offset of the address space of one CoreSight component, component 6, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY6 has the offset $0x000 + 6 \times 4$, where $0 \leq 6 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY6 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY6 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x18

Access type

RO

Reset value

0000	0000	0000	1011	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-180: EXT_ROMENTRY6 bit assignments




Table B-369: ROMENTRY6 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x000B0 Core 1 trace unit.</p> <p>When the complex is configured with one core Access to this field is: RES0</p>	0x000B0
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one core Access to this field is: RES0</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00 The ROM entry is not present, and this ROMENTRY6 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY6 must be zero.</p> <p>This value applies when the complex is configured with one core.</p> <p>0b11 The ROM Entry is present.</p> <p>This value applies when NUM_CPUS != 1.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x18	None

This interface is accessible as follows:

RO

B.8.8 ROMENTRY7, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY7, provides the address offset of the address space of one CoreSight component, component 7, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY7 has the offset 0x000 + 7×4, where 0 ≤ 7 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY7 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY7 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x1C

Access type

RO

Reset value

0000	0000	0001	0001	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-181: EXT_ROMENTRY7 bit assignments




Table B-371: ROMENTRY7 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00110 Core 2 Debug.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x00110
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0

Bits	Name	Description	Reset
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ROMENTRY7 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY7 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x1C	None

This interface is accessible as follows:

RO

B.8.9 ROMENTRY8, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY8, provides the address offset of the address space of one CoreSight component, component 8, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY8 has the offset $0x000 + 8 \times 4$, where $0 \leq 8 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY8 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY8 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x20

Access type

RO

Reset value

0000	0000	0001	0010	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-182: EXT_ROMENTRY8 bit assignments




Table B-373: ROMENTRY8 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00120 Core 2 PMU.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x00120
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00 The ROM entry is not present, and this ROMENTRY8 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY8 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11 The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x20	None

This interface is accessible as follows:

RO

B.8.10 ROMENTRY9, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY9, provides the address offset of the address space of one CoreSight component, component 9, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY9 has the offset 0x000 + 9×4, where 0 ≤ 9 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY9 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY9 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x24

Access type

RO

Reset value

0000	0000	0001	0011	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-183: EXT_ROMENTRY9 bit assignments




Table B-375: ROMENTRY9 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> <p>Component Address = ROM Table Base Address + (OFFSET << 12).</p> <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00130 Core 2 ETM.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x00130
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0

Bits	Name	Description	Reset
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ROMENTRY9 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY9 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x24	None

This interface is accessible as follows:

RO

B.8.11 ROMENTRY10, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY10, provides the address offset of the address space of one CoreSight component, component 10, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY10 has the offset $0x000 + 10 \times 4$, where $0 \leq 10 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY10 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY10 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x28

Access type

RO

Reset value

0000	0000	0001	1001	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-184: EXT_ROMENTRY10 bit assignments




Table B-377: ROMENTRY10 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x00190 Core 3 Debug.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x00190
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00 The ROM entry is not present, and this ROMENTRY10 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY10 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11 The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x28	None

This interface is accessible as follows:

RO

B.8.12 ROMENTRY11, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY11, provides the address offset of the address space of one CoreSight component, component 11, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY11 has the offset 0x000 + 11×4, where 0 ≤ 11 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY11 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY11 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x2C

Access type

RO

Reset value

0000	0000	0001	1010	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-185: EXT_ROMENTRY11 bit assignments




Table B-379: ROMENTRY11 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> <p>Component Address = ROM Table Base Address + (OFFSET << 12).</p> <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x001A0 Core 3 PMU.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x001A0
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0

Bits	Name	Description	Reset
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ROMENTRY11 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY11 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11</p> <p>The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x2C	None

This interface is accessible as follows:

RO

B.8.13 ROMENTRY12, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY12, provides the address offset of the address space of one CoreSight component, component 12, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY12 has the offset $0x000 + 12 \times 4$, where $0 \leq 12 \leq 511$.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY12 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY12 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x30

Access type

RO

Reset value

0000	0000	0001	1011	0000	xxxx	xxxx	x0xx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-186: EXT_ROMENTRY12 bit assignments




Table B-381: ROMENTRY12 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0x001B0 Core 3 ETM.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0x001B0
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p> <p>When the complex is configured with one or two cores Access to this field is: RES0</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00 The ROM entry is not present, and this ROMENTRY12 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY12 must be zero.</p> <p>This value applies when the complex is configured with one or two cores.</p> <p>0b11 The ROM Entry is present.</p> <p>This value applies when NUM_CPUS == 4.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x30	None

This interface is accessible as follows:

RO

B.8.14 ROMENTRY13, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ROMENTRY13, provides the address offset of the address space of one CoreSight component, component 13, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ROMENTRY13 has the offset 0x000 + 13×4, where 0 ≤ 13 ≤ 511.
- If the number of components, N, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to (N-1)×4.
 - The ROMENTRY13 at offset N×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If DEVID.FORMAT has the value 0x0, ROMENTRY13 are 512 32-bit registers.

Attributes

Width

32

Component

ROM table


Register offset

0x34

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-187: EXT_ROMENTRY13 bit assignments




Table B-383: ROMENTRY13 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET << 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement. Access to this field is: RES0	20 {x}
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID. 0b0 A power domain ID is not provided. Access to this field is: RES0	0b0
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table. 0b00 The ROM entry is not present, and this ROMENTRY13 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ROMENTRY13 must be zero.	0b00

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x34	None

This interface is accessible as follows:

RO

B.8.15 DEVARCH, Device Architecture Register

Identifies the architect and architecture of a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFBC

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-188: EXT_DEVARCH bit assignments




Table B-385: DEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Architect. 0b01000111011 JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.	11{x}
[20]	PRESENT	Present. 0b1 DEVARCH information present.	x

Bits	Name	Description	Reset
[19:16]	REVISION	Revision. 0b0000 Revision 0.	xxxx
[15:0]	ARCHID	Architecture ID. 0x0AF7 ROM Table v0. The debug tool must inspect DEVTYPE and DEVID to determine further information about the ROM Table.	16{x}

Accessibility

Component	Offset	Range
ROM table	0xFBC	None

This interface is accessible as follows:

RO

B.8.16 DEVID2, Device Configuration Register 2

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFC0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-189: EXT_DEVID2 bit assignments




Table B-387: DEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Range
ROM table	0xFC0	None

This interface is accessible as follows:

RO

B.8.17 DEVID1, Device Configuration Register 1

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFC4

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-190: EXT_DEVID1 bit assignments




Table B-389: DEVID1 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Range
ROM table	0xFC4	None

This interface is accessible as follows:

RO

B.8.18 DEVID, Device Configuration Register

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFC8

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-191: EXT_DEVID bit assignments



Table B-391: DEVID bit descriptions

Bits	Name	Description	Reset
[31:6]	RES0	Reserved	RES0
[5]	PRR	Power Request functionality included. 0b0 Power Request functionality not included. If any ROM Table entries contain power domain IDs, a GPR must be present, and pointed to by the ROM Table. The GPR provides functionality to control the power domains. PRIDR0 is not implemented.	x
[4]	SYSMEM	System memory present. Indicates whether system memory is present on the bus that connects to the ROM Table. 0b0 System memory is not present on the bus. This value indicates that the bus is a dedicated debug bus. The ROM Table indicates all the valid addresses in the memory system that the ADI is connected to, and the result of accessing any other address is UNPREDICTABLE .	x
[3:0]	FORMAT	ROM format. 0b0000 32-bit format 0.	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFC8	None

This interface is accessible as follows:

RO

B.8.19 DEVTYPE, Device Type Register

A debugger can use DEVTYPE to obtain information about a component that has an unrecognized part number.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFCC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-192: EXT_DEVTYPE bit assignments



Table B-393: DEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Sub number 0b0000 Other, undefined.	xxxx

Bits	Name	Description	Reset
[3:0]	MAJOR	Major number 0b0000 Miscellaneous.	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFCC	None

This interface is accessible as follows:

RO

B.8.20 PIDR4, Peripheral Identification Register 4

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-193: EXT_PIDR4 bit assignments




Table B-395: PIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. RAZ . Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000 A ROM Table occupies a single 4KB block of memory.	xxxx
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFD0	None

This interface is accessible as follows:

RO

B.8.21 PIDR5, Peripheral Identification Register 5

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFD4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-194: EXT_PIDR5 bit assignments




Table B-397: PIDR5 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Range
ROM table	0xFD4	None

This interface is accessible as follows:

RO

B.8.22 PIDR6, Peripheral Identification Register 6

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD8

Access type
RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-195: EXT_PIDR6 bit assignments



Table B-399: PIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Range
ROM table	0xFD8	None

This interface is accessible as follows:

RO

B.8.23 PIDR7, Peripheral Identification Register 7

Provide information to identify a CoreSight componentn.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFDC

Access type

RO

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-196: EXT_PIDR7 bit assignments



Table B-401: PIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Range
ROM table	0xFDC	None

This interface is accessible as follows:

RO

B.8.24 PIDR0, Peripheral Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

B.8.25 PIDR1, Peripheral Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFE4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-198: EXT_PIDR1 bit assignments



Table B-405: PIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	xxxx
[3:0]	PART_1	Part number, most significant nibble. 0b1101 Cortex-A320	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFE4	None

This interface is accessible as follows:

RO

B.8.26 PIDR2, Peripheral Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFE8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-199: EXT_PIDR2 bit assignments



Table B-407: PIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0000 rOp1	xxxx
[3]	JEDEC	RAO. Indicates a JEP106 identity code is used.	x
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	xxx

Accessibility

Component	Offset	Range
ROM table	0xFE8	None

This interface is accessible as follows:

RO

B.8.27 PIDR3, Peripheral Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFEC

Access type

RO

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-200: EXT_PIDR3 bit assignments




Table B-409: PIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using PIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0001 rOp1	xxxx
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFEC	None

This interface is accessible as follows:

RO

B.8.28 CIDR0, Component Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-201: EXT_CIDR0 bit assignments



Table B-411: CIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	CoreSight component identification preamble. 0x0D CoreSight component identification preamble.	8 { x }

Accessibility

Component	Offset	Instance	Range
ROM table	0xFF0	CIDR0	None

This interface is accessible as follows:

RO

B.8.29 CIDR1, Component Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFF4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-202: EXT_CIDR1 bit assignments



Table B-413: CIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	CoreSight component class. 0b1001 CoreSight component.	xxxx
[3:0]	PRMBL_1	CoreSight component identification preamble. 0b0000 CoreSight component identification preamble.	xxxx

Accessibility

Component	Offset	Range
ROM table	0xFF4	None

This interface is accessible as follows:

RO

B.8.30 CIDR2, Component Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-203: EXT_CIDR2 bit assignments




Table B-415: CIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	CoreSight component identification preamble. 0x05 CoreSight component identification preamble.	8 { x }

Accessibility

Component	Offset	Range
ROM table	0xFF8	None

This interface is accessible as follows:

RO

B.8.31 CIDR3, Component Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFFC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-204: EXT_CIDR3 bit assignments



Table B-417: CIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	CoreSight component identification preamble. 0xB1 CoreSight component identification preamble.	8 {x}

Accessibility

Component	Offset	Range
ROM table	0xFFC	None

This interface is accessible as follows:

RO

Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant

export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm’s trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in the Arm documents.

Product status

All products and Services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

Product completeness status

The information in this document is Final, that is for a developed product.

Product revision status

This product is r0p1, which indicates the revision status of the product described in this manual, where:

- r (value)**Identifies the major revision of the product, for example, r1.
- p (value)**Identifies the minor revision or modification status of the product, for example, p2.

Revision history

These sections can help you understand how the document has changed over time.

Document release information

The Document history table gives the issue number and the released date for each released issue of this document.

Document history

Issue	Date	Confidentiality	Change
0001-03	4 April 2025	Non-Confidential	First release for r0p1
0000-02	26 February 2025	Non-Confidential	Second early access release for r0p0
0000-01	6 December 2024	Confidential	First early access release for r0p0

The Change history tables describe the technical changes between released issues of this document in reverse order. Issue numbers match the revision history in [Document release information](#) on page 842.

Table 2: Issue 0000-01

Change	Location
First early access release for r0p0	-

Table 3: Differences between issue 0000-01 and issue 0000-02

Change	Location
Second early access release for r0p0	-
Editorial changes	Throughout the document
Updated product name	Throughout the document
Updated the bit descriptions table	A.12.1 SYS IMP_CDBGL1DCTR, L1 Data Cache Tag Read Operation on page 410
Updated descriptions for some of the bit fields	<ul style="list-style-type: none"> • A.12.3 SYS IMP_CDBGL2TR0, L2 TLB Read Operation 0 on page 412 • A.12.7 SYS IMP_CDBGL2TR1, L2 TLB Read Operation 1 on page 417 • A.12.11 SYS IMP_CDBGL2TR2, L2 TLB Read Operation 2 on page 422
Updated descriptions for some of the bit fields	B.2.1 ERROFR, Error Record <n> Feature Register on page 506
Added a new statement	<ul style="list-style-type: none"> • B.2.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register on page 532 • B.2.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register on page 536
Updated descriptions for some of the bit fields	<ul style="list-style-type: none"> • B.3.1 ERROFR, Error Record <n> Feature Register on page 561 • B.3.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register on page 586 • B.3.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register on page 590

Table 4: Differences between issue 0000-02 and issue 0001-03

Change	Location
First release for r0p1	-
Clarified the debug architecture version in the Debug features subsection	1.1 Cortex-A320 core features on page 19
Clarified the description of quad, dual, and single core options	1.2 Cortex-A320 core configuration options on page 20
Changed reset value of AMIIDR	20.5 External AMU registers on page 161
Changed reset value of bit[32] in section describing bit assignments when IMP_CDBGL1DCTR is executed	A.2.1 IMP_CDBGDRO_EL3, Cache Debug Data Register 0 on page 184
Clarified descriptions of bits[45:44] and bit[43]	A.4.12 IMP_CMPXECTLR_EL1, Complex Extended Control Register on page 261
Added new descriptions for bits[42:36]	
Clarified description of bit[24]	
Changed the description for bits[23:20]	A.6.1 MIDR_EL1, Main ID Register on page 311
Changed the description and reset value for bits[3:0]	
Changed the description for bits[19:16]	B.1.10 AMIIDR, Activity Monitors Implementation Identification Register on page 489
Changed the description and reset value for bits[15:12]	
Changed the description for bits[7:4]	B.1.16 AMPIDR2, Activity Monitors Peripheral Identification Register 2 on page 497

Change	Location
Changed the description and reset value for bits[7:4]	B.1.17 AMPIDR3, Activity Monitors Peripheral Identification Register 3 on page 499
Changed the description and reset value for bits[54:53], bit[52], and bits[21:20]	B.2.1 ERROFR, Error Record <n> Feature Register on page 506
Changed the description for bits[15:8] and bits[7:0]	B.2.3 ERROSTATUS, Error Record <n> Primary Status Register on page 514
Changed the description and reset value for bit[30], bits[7:6], bit[5], and bit[1]	B.2.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register on page 532
Changed the description for bit[30], bits[7:6], bit[5], and bit[1]	B.2.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register on page 536
Changed the description for bits[19:16]	B.2.11 ERRIIDR, Implementation Identification Register on page 540
Changed the description and reset value for bits[15:12]	
Changed the description and reset value for bit[2]	B.2.18 ERRPIDR2, Peripheral Identification Register 2 on page 551
Changed the description and reset value for bits[7:4]	B.2.19 ERRPIDR3, Peripheral Identification Register 3 on page 553
Changed the description and reset value for bits[54:53]	B.3.1 ERROFR, Error Record <n> Feature Register on page 561
Changed the description and reset values for bits[7:6], bit[5]	B.3.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register on page 586
Changed the description for bit[1]	
Changed the description for bits[7:6], bit[5], and bit[1]	B.3.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register on page 590
Changed the description for bits[15:12]	B.3.11 ERRIIDR, Implementation Identification Register on page 594
Changed the description for bits[7:4]	B.3.18 ERRPIDR2, Peripheral Identification Register 2 on page 605
Changed the description for bits[7:4]	B.3.19 ERRPIDR3, Peripheral Identification Register 3 on page 607
Changed reset value of MIDR_EL1	B.4 External Debug registers summary on page 614
Changed the description for bits[23:20] and bits[3:0]	B.4.3 MIDR_EL1, Main ID Register on page 619
Changed the description for bits[7:4]	B.4.14 EDPIDR2, External Debug Peripheral Identification Register 2 on page 637
Changed the description for bits[7:4]	B.4.15 EDPIDR3, External Debug Peripheral Identification Register 3 on page 638
Changed the description for bits[7:4]	B.5.35 TRCPIDR2, Trace Peripheral Identification Register 2 on page 697
Changed the description and reset value for bits[7:4]	B.5.36 TRCPIDR3, Trace Peripheral Identification Register 3 on page 699
Clarified the description for bits[55:0]	B.7.1 PMPCSSR, Snapshot Program Counter Sample Register on page 713
Changed the description and reset value for bits[7:4]	B.7.41 PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page 778
Changed the description for bits[7:4]	B.8.27 PIDR3, Peripheral Identification Register 3 on page 833

Conventions

The following subsections describe conventions used in Arm documents.

Glossary


The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Typographic conventions


Arm documentation uses typographical conventions to convey specific meaning.

Convention	Use
<i>italic</i>	Citations.
bold	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: <div>MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2></div>
SMALL CAPITALS	Terms that have specific technical meanings as defined in the <i>Arm® Glossary</i> . For example, IMPLEMENTATION DEFINED , IMPLEMENTATION SPECIFIC , UNKNOWN , and UNPREDICTABLE .




Caution

We recommend the following. If you do not follow these recommendations your system might not work.



Warning

Your system requires the following. If you do not follow these requirements your system will not work.



Danger

You are at risk of causing permanent damage to your system or your equipment, or of harming yourself.



This information is important and needs your attention.



This information might help you perform a task in an easier, better, or faster way.




This information reminds you of something important relating to the current content.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1: Key to timing diagram conventions



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Arm documents are available on developer.arm.com/documentation.

Confidential documents are only available to licensees, when logged in. Each document link in the tables below provides direct access to the online version of the document.

Arm product resources	Document ID	Confidentiality
Arm® Cortex®-A320 Core Configuration and Integration Manual	109552	Confidential
Arm® Cortex®-A320 Core Cryptographic Extension Technical Reference Manual	109553	Non-Confidential
Arm® Cortex®-A320 Core Release Note	110088	Confidential
Arm® DynamIQ™ Shared Unit-120T Technical Reference Manual	109798	Non-Confidential
Arm® DynamIQ™ Shared Unit-120T Configuration and Integration Manual	109797	Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture	DDI 0487	Non-Confidential
Arm® CoreSight™ Architecture Specification v3.0	IHI 0029	Non-Confidential
Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Configuration and Integration Manual	101089	Confidential
Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Technical Reference Manual	101088	Non-Confidential
Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4	IHI 0069	Non-Confidential
Arm® Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification	IHI 0099	Non-Confidential
Arm® Reliability, Availability, and Serviceability (RAS) System Architecture	IHI 0100	Non-Confidential
AMBA® AXI Protocol Specification	IHI 0022H	Non-Confidential